S9S08QD2CSC datasheet(78/202 Pages) FREESCALE

78 / 202 page

Chapter 7 Central Processor Unit (S08CPUV2)

MC9S08QD4 Series MCU Data Sheet, Rev. 3

Freescale Semiconductor

Figure 7-2. Condition Code Register

Table 7-1. CCR Register Field Descriptions

Field

Description

Two’s Complement Overflow Flag — The CPU sets the overflow flag when a two’s complement overflow occurs.

The signed branch instructions BGT, BGE, BLE, and BLT use the overflow flag.

0 No overflow

1Overflow

Half-Carry Flag — The CPU sets the half-carry flag when a carry occurs between accumulator bits 3 and 4 during

an add-without-carry (ADD) or add-with-carry (ADC) operation. The half-carry flag is required for binary-coded

decimal (BCD) arithmetic operations. The DAA instruction uses the states of the H and C condition code bits to

automatically add a correction value to the result from a previous ADD or ADC on BCD operands to correct the

result to a valid BCD value.

0 No carry between bits 3 and 4

1 Carry between bits 3 and 4

Interrupt Mask Bit — When the interrupt mask is set, all maskable CPU interrupts are disabled. CPU interrupts

are enabled when the interrupt mask is cleared. When a CPU interrupt occurs, the interrupt mask is set

automatically after the CPU registers are saved on the stack, but before the first instruction of the interrupt service

routine is executed.

Interrupts are not recognized at the instruction boundary after any instruction that clears I (CLI or TAP). This

ensures that the next instruction after a CLI or TAP will always be executed without the possibility of an intervening

interrupt, provided I was set.

0 Interrupts enabled

1 Interrupts disabled

Negative Flag — The CPU sets the negative flag when an arithmetic operation, logic operation, or data

manipulation produces a negative result, setting bit 7 of the result. Simply loading or storing an 8-bit or 16-bit value

causes N to be set if the most significant bit of the loaded or stored value was 1.

0 Non-negative result

1 Negative result

Zero Flag — The CPU sets the zero flag when an arithmetic operation, logic operation, or data manipulation

produces a result of 0x00 or 0x0000. Simply loading or storing an 8-bit or 16-bit value causes Z to be set if the

loaded or stored value was all 0s.

0 Non-zero result

1Zero result

Carry/Borrow Flag — The CPU sets the carry/borrow flag when an addition operation produces a carry out of bit

7 of the accumulator or when a subtraction operation requires a borrow. Some instructions — such as bit test and

branch, shift, and rotate — also clear or set the carry/borrow flag.

0 No carry out of bit 7

1 Carry out of bit 7

CONDITION CODE REGISTER

CARRY

ZERO

NEGATIVE

INTERRUPT MASK

HALF-CARRY (FROM BIT 3)

TWO’S COMPLEMENT OVERFLOW

CCR

V1 1 H I N Z

S9S08QD2CSC Datasheet(PDF) 78 Page - Freescale Semiconductor, Inc

S9S08QD2CSC Datasheet(HTML) 78 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL