Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R8C2K Datasheet(PDF) 310 Page - Renesas Technology Corp

Part # R8C2K
Description  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  471 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C2K Datasheet(HTML) 310 Page - Renesas Technology Corp

Back Button R8C2K Datasheet HTML 306Page - Renesas Technology Corp R8C2K Datasheet HTML 307Page - Renesas Technology Corp R8C2K Datasheet HTML 308Page - Renesas Technology Corp R8C2K Datasheet HTML 309Page - Renesas Technology Corp R8C2K Datasheet HTML 310Page - Renesas Technology Corp R8C2K Datasheet HTML 311Page - Renesas Technology Corp R8C2K Datasheet HTML 312Page - Renesas Technology Corp R8C2K Datasheet HTML 313Page - Renesas Technology Corp R8C2K Datasheet HTML 314Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 310 / 471 page
background image
R8C/2K Group, R8C/2L Group
16. Timers
Rev.1.10
Dec 21, 2007
Page 293 of 450
REJ09B0406-0110
Figure 16.133 Operating Example of Complementary PWM Mode
m+2-p
p
n+1
n+1-p
p
n+1-p
n
n
n
m-p-n+1
m
n
Value in TRDi register
Count source
TRDIOD0 output
p
m: Value set in TRDGRA0 register
n: Value set in TRDGRB0 register
p: Value set in TRD0 register
TRDIOB0 output
IMFA bit in
TRDSR0 register
1
0
TRDGRB0 register
Bits TSTART0 and TSTART1
in TRDSTR register
1
0
TRDIOC0 output
0000h
m+1
(m-p-n+1)
× 2
Width of normal-
phase active level
Dead
time
(n+1-p)
× 2
Width of counter-phase active level
Set to
FFFFh
1
0
UDF bit in
TRDSR1 register
1
0
Following data
Modify with a program
TRDGRD0 register
Transfer (when bits CMD1 to CMD0 are set to 11b)
Transfer (when bits CMD1 to CMD0
are set to 10b)
Value in TRD1 register
Value in TRD0 register
CMD0, CMD1: Bits in TRDFCR register
i = 0 or 1
The above applies under the following conditions:
Bits OLS1 and OLS0 in TRDFCR are set to 0 (initial output level “H”, active level “L” for normal-phase and counter-phase)
Set to 0 by a program
Active level “L”
Initial output “H”
Initial output “H”
Set to 0 by a program
Set to 0 by a program
IMFB bit in
TRDSR0 register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com