| Electronic Components Datasheet Search |
|
R5F72115D160FPV Datasheet(PDF) 632 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R5F72115D160FPV Datasheet(HTML) 632 Page - Renesas Technology Corp |
|
632 / 1228 page ![]() Section 12 Port Output Enable 2 (POE2) Rev. 2.00 May. 08, 2008 Page 608 of 1200 REJ09B0344-0200 12.1 Features • Each of the POE0, POE1, POE3, POE4, POE7, and POE8 input pins can be set for falling edge, P φ/8 × 16, Pφ/16 × 16, or Pφ/128 × 16 low-level sampling. • High-current pins and the pins for channel 0 of the MTU2 can be placed in high-impedance state by POE0, POE1, POE3, POE4, POE7, and POE8 pin falling-edge or low-level sampling. • High-current pins can be placed in high-impedance state when the high-current pin output levels are compared and simultaneous active-level output continues for one cycle or more. • High-current pins and the pins for channel 0 of the MTU2 can be placed in high-impedance state by modifying the POE2 register settings. • Interrupts can be generated by input-level sampling or output-level comparison results. The POE2 has input level detection circuits, output level comparison circuits, and a high- impedance request/interrupt request generating circuit as shown in the block diagram of figure 12.1. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |