R5F72115D160FPV datasheet(779/1228 Pages) RENESAS

779 / 1228 page

Section 16 I

2C Bus Interface 3 (IIC3)

Rev. 2.00 May. 08, 2008 Page 755 of 1200

REJ09B0344-0200

SCL

TRS

TDRE

ICDRT

ICDRS

Bit 0

Data 1

Data 2

Data 3

Data 2

Bit 6

Bit 7

Bit 0

Bit 6

Bit 7

Bit 0

Bit 1

SDA

(Output)

User

processing

[3] Write data

to ICDRT

[3] Write data

to ICDRT

[3] Write data

to ICDRT

[3] Write data

to ICDRT

[2] Set TRS

Figure 16.14 Transmit Mode Operation Timing

(3)

Receive Operation

In receive mode, data is latched at the rise of the transfer clock. The transfer clock is output when

MST in ICCR1 is 1, and is input when MST is 0. For receive mode operation timing, refer to

figure 16.15. The reception procedure and operations in receive mode are described below.

1. Set the ICE bit in ICCR1 to 1. Set bits CKS[3:0] in ICCR1. (Initial setting)

2. When the transfer clock is output, set MST to 1 to start outputting the receive clock.

3. When the receive operation is completed, data is transferred from ICDRS to ICDRR and

RDRF in ICSR is set. When MST = 1, the next byte can be received, so the clock is

continually output. The continuous reception is performed by reading ICDRR every time

RDRF is set. When the 8th clock is risen while RDRF is 1, the overrun is detected and

AL/OVE in ICSR is set. At this time, the previous reception data is retained in ICDRR.

4. To stop receiving when MST = 1, set RCVD in ICCR1 to 1, then read ICDRR. Then, SCL is

fixed high after receiving the next byte data.

R5F72115D160FPV Datasheet(PDF) 779 Page - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 779 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL