R5F72115D160FPV datasheet(836/1228 Pages) RENESAS

836 / 1228 page

Section 19 Pin Function Controller (PFC)

Rev. 2.00 May. 08, 2008 Page 812 of 1200

REJ09B0344-0200

19.1.2

Port A Control Registers H1 to H3, L1 to L4 (PACRH1 to PACRH3, PACRL1 to

PACRL4)

PACRH1 to PACRH3 and PACRL1 to PACRL4 are 16-bit readable/writable registers that are

used to select the functions of the multiplexed pins on port A.

PACRH1 to PACRH3 and PACRL1 to PACRL4 are initialized to the values shown in table 19.5

by a power-on reset; but are not initialized by a manual reset or in sleep mode or software standby

mode.

(1)

Port A Control Register H3 (PACRH3)

Bit:

Initial value:

R/W:

0000000000000000

R/W

---------

PA25MD[2:0]

PA24MD[2:0]

Bit

Bit Name

Initial

Value

R/W

Description

15 to 7

⎯

All 0

Reserved

These bits are always read as 0. The write value

should always be 0.

6 to 4

PA25MD[2:0] 000*

R/W

PA25 Mode

Select the function of the

PA25/A25/IRQ7/TIOC0D/TXD1 pin.

• Area 0: 16-bit mode/8-bit mode

000: PA25 I/O (port)

001: A25 output (BSC) (initial value)

010: Setting prohibited

011: IRQ7 input (INTC)

100: TIOC0D I/O (MTU2)

101: TXD1 output (SCIF)

110: Setting prohibited

111: Setting prohibited

⎯

Reserved

This bit is always read as 0. The write value should

always be 0.

R5F72115D160FPV Datasheet(PDF) 836 Page - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 836 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL