R5F72115D160FPV datasheet(906/1228 Pages) RENESAS

906 / 1228 page

Section 20 I/O Ports

Rev. 2.00 May. 08, 2008 Page 882 of 1200

REJ09B0344-0200

20.4.2

Port F Data Register (PFDR)

PFDR is a 16-bit read-only register that stores port F data. Bits PF1DR and PF0DR correspond to

pins PF1 and PF0, respectively.

Even if a value is written to PFDR, the value is not written into PFDR, and it does not affect the

pin state. If PFDR is read, the pin state, not the register value, is returned directly. Table 20.8

summarizes PFDR read/write operations.

00000000000000

RRRRRRRRRRRRRRRR

Bit:

Initial value:

R/W:

Note:

Depends on the external pin state.

--------------

PF1

PF0

Bit

Bit Name

Initial

Value

R/W

Description

15 to 2

⎯

All 0

Reserved

These bits are always read as 0. The write value should

always be 0.

PF1DR

Pin state R

See table 20.8.

PF0DR

Pin state R

Table 20.8

Port F Data Register (PFDR) Read/Write Operations

• PFDR bits 1 and 0

Pin Function

Read

Write

General input

Pin state

Ignored (no effect on pin state)

Other than general input

Pin state

Ignored (no effect on pin state)

R5F72115D160FPV Datasheet(PDF) 906 Page - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 906 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL