Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

HD6432351 Datasheet(PDF) 722 Page - Renesas Technology Corp

Part # HD6432351
Description  16-Bit Single-Chip Microcomputer
PDF  1025 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432351 Datasheet(HTML) 722 Page - Renesas Technology Corp

Back Button HD6432351 Datasheet HTML 718Page - Renesas Technology Corp HD6432351 Datasheet HTML 719Page - Renesas Technology Corp HD6432351 Datasheet HTML 720Page - Renesas Technology Corp HD6432351 Datasheet HTML 721Page - Renesas Technology Corp HD6432351 Datasheet HTML 722Page - Renesas Technology Corp HD6432351 Datasheet HTML 723Page - Renesas Technology Corp HD6432351 Datasheet HTML 724Page - Renesas Technology Corp HD6432351 Datasheet HTML 725Page - Renesas Technology Corp HD6432351 Datasheet HTML 726Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 722 / 1025 page
background image
Section 20 Power-Down Modes
Rev. 3.00 Sep 15, 2006 page 688 of 988
REJ09B0330-0300
Bits 6 to 4—Standby Timer Select 2 to 0 (STS2 to STS0): These bits select the time the MCU
waits for the clock to stabilize when software standby mode is cleared by an external interrupt.
With crystal oscillation, refer to table 20.4 and make a selection according to the operating
frequency so that the standby time is at least 8 ms (the oscillation stabilization time). With an
external clock, any selection can be made.
Bit 6
STS2
Bit 5
STS1
Bit 4
STS0
Description
0
0
0
Standby time = 8192 states
(Initial value)
1
Standby time = 16384 states
1
0
Standby time = 32768 states
1
Standby time = 65536 states
1
0
0
Standby time = 131072 states
1
Standby time = 262144 states
1
0
Reserved
1
Standby time = 16 states
Bit 3—Output Port Enable (OPE): Specifies whether the output of the address bus and bus
control signals (
CS0 to CS7, AS, RD, HWR, LWR, CAS) is retained or set to the high-impedance
state in software standby mode.
Bit 3
OPE
Description
0
In software standby mode, address bus and bus control signals are high-impedance
1
In software standby mode, address bus and bus control signals retain output state
(Initial value)
Bits 2 and 1—Reserved: Read-only bits, always read as 0.
Bit 0—Reserved: This bit can be read or written to, but only 0 should be written.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com