Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

M16C/62M Datasheet(PDF) 413 Page - Renesas Technology Corp

Part # M16C/62M
Description  16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES
PDF  615 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M16C/62M Datasheet(HTML) 413 Page - Renesas Technology Corp

Back Button M16C/62M Datasheet HTML 409Page - Renesas Technology Corp M16C/62M Datasheet HTML 410Page - Renesas Technology Corp M16C/62M Datasheet HTML 411Page - Renesas Technology Corp M16C/62M Datasheet HTML 412Page - Renesas Technology Corp M16C/62M Datasheet HTML 413Page - Renesas Technology Corp M16C/62M Datasheet HTML 414Page - Renesas Technology Corp M16C/62M Datasheet HTML 415Page - Renesas Technology Corp M16C/62M Datasheet HTML 416Page - Renesas Technology Corp M16C/62M Datasheet HTML 417Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 413 / 615 page
background image
Mitsubishi microcomputers
M16C / 62A Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
2-96
UART
In receiving data in UART mode (used for SIM interface), choose functions from those listed in Table
2.5.7. Operations of the circled items are described below. Figure 2.5.17 shows the operation timing, and
Figures 2.5.18 and 2.5.19 show the set-up procedures.
2.5.5 Operation of Serial I/O (reception used for SIM interface)
Figure 2.5.7. Choosed functions
(1) Setting the transmit enable bit and receive enable bit to “1” readies data-receivable status.
(2) When the first bit (the start bit) of reception data is received from the RxD2 pin, data is re-
ceived, bit by bit, in sequence: LSB, ····, MSB, and stop bit(s).
(3) When the stop bit(s) is (are) received, the content of the UART2 receive register is transmit-
ted to the UART2 receive buffer register.
At this time, the receive complete flag goes to “1” to indicate that the reception is completed,
_______
the UART2 receive interrupt request bit goes to “1”, and output from the RTS pin goes to “H”
level.
(4) The receive complete flag goes to “0” when the lower-order byte of the UART2 buffer register
is read.
(5) When the parity error is occurred, TXD2 pin goes to “L” level.
Operation
Item
Set-up
Transfer data
format
Direct format
Inverse format
O



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com