H8SLASH3028F datasheet(548/923 Pages) RENESAS

548 / 923 page

Rev. 2.00, 09/03, page 518 of 890

TDRE

R/(W)*

RDRF

R/(W)*

ORER

R/(W)*

ERS

R/(W)*

PER

R/(W)*

MPBT

R/W

TEND

MPB

Bit

Initial value

Read/Write

Transmit end

Status flag indicating end

of transmission

Error signal status (ERS)

Status flag indicating that an error

signal has been received

Note: * Only 0 can be written, to clear the flag.

Bits 7 to 5: These bits operate as in normal serial communication. For details see section 13.2.7,

Serial Status Register (SSR).

Bit 4—Error Signal Status (ERS): In smart card interface mode, this flag indicates the status of

the error signal sent from the receiving device to the transmitting device. The smart card interface

does not detection framing errors.

Bit 4

ERS

Description

Indicates normal transmission, with no error signal returned

(Initial value)

[Clearing conditions]

The chip is reset, or enters standby mode or module stop mode

Software reads ERS while it is set to 1, then writes 0.

Indicates that the receiving device sent an error signal reporting a parity error

[Setting condition]

A low error signal was sampled.

Note: Clearing the TE bit to 0 in SCR does not affect the ERS flag, which retains its previous

value.

Bits 3 to 0: These bits operate as in normal serial communication. For details see section 13.2.7,

Serial Status Register (SSR). The setting conditions for transmit end (TEND), however, are

modified as follows.

H8/3028F Datasheet(PDF) 548 Page - Renesas Technology Corp

H8/3028F Datasheet(HTML) 548 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL