| Electronic Components Datasheet Search |
|
H8/3028F Datasheet(PDF) 599 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8/3028F Datasheet(HTML) 599 Page - Renesas Technology Corp |
|
599 / 923 page ![]() Rev. 2.00, 09/03, page 569 of 890 Section 17 RAM 17.1 Overview The H8/3028 Group has 16 kbytes RAM. The RAM is connected to the CPU by a 16-bit data bus. The CPU accesses both byte data and word data in two states, making the RAM useful for rapid data transfer. The on-chip RAM of the H8/3028 Group is assigned to addresses H'FBF20 to H'FFF1F in modes 1, 2, and 7, and to addresses H'FFBF20 to H'FFFF1F in modes 3, 4, and 5,and to addresses H'E720 to H'FF1F in mode 6. The RAM enable bit (RAME) in the system control register (SYSCR) can enable or disable the on-chip RAM. 17.1.1 Block Diagram Figure 17.1 shows a block diagram of the on-chip RAM. H'FBF20* H'FBF22* H'FFF1E* H'FBF21* H'FBF23* H'FFF1F* On-chip data bus (upper 8 bits) On-chip data bus (lower 8 bits) Bus interface SYSCR On-chip RAM Even addresses Odd addresses Legend SYSCR: System control register Note: * Lower 20 bits of the address in mode 7. Figure 17.1 RAM Block Diagram |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |