H8SLASH3028F datasheet(782/923 Pages) RENESAS

782 / 923 page

Rev. 2.00, 09/03, page 752 of 890

B.3

Functions

Bit

Initial value

R/W:

R/W

ICIAE

R/W

ICIBE

R/W

ICICE

R/W

OCIDE

R/W

OCIAE

R/W

OCIBE

R/W

OVIE

—

Timer overflow interrupt enable

Interrupt requested by OVF flag is disabled

Interrupt requested by OVF flag is enabled

Output compare interrupt B enable

Interrupt requested by OCFB flag is disabled

Interrupt requested by OCFB flag is enabled

Output compare interrupt A enable

Interrupt requested by OCFA flag is disabled

Interrupt requested by OCFA flag is enabled

Input capture interrupt D enable

Interrupt requested by ICFD flag is disabled

Interrupt requested by ICFD flag is enabled

TIER—Timer Interrupt Enable Register

H' 90

FRT

Address to which register

is mapped*

Name of on-chip

supporting module

Names of the bits.

Dashes (—) indicate

reserved bits.

Full name of bit

Descriptions of

bit settings

Bit numbers

Initial bit values

Possible types of

access

R/W

Read only

Write only

Read and write

Note:

* When the EMC bit in BCR is cleared to 0, addresses of some registers are changed.

H8/3028F Datasheet(PDF) 782 Page - Renesas Technology Corp

H8/3028F Datasheet(HTML) 782 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL