Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

CS43L22 Datasheet(PDF) 56 Page - Cirrus Logic

Part # CS43L22
Description  Low Power, Stereo DAC w/Headphone & Speaker Amps
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS43L22 Datasheet(HTML) 56 Page - Cirrus Logic

Back Button CS43L22 Datasheet HTML 52Page - Cirrus Logic CS43L22 Datasheet HTML 53Page - Cirrus Logic CS43L22 Datasheet HTML 54Page - Cirrus Logic CS43L22 Datasheet HTML 55Page - Cirrus Logic CS43L22 Datasheet HTML 56Page - Cirrus Logic CS43L22 Datasheet HTML 57Page - Cirrus Logic CS43L22 Datasheet HTML 58Page - Cirrus Logic CS43L22 Datasheet HTML 59Page - Cirrus Logic CS43L22 Datasheet HTML 60Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 68 page
background image
56
DS792F1
CS43L22
Confidential Draft
10/7/08
7.25
Limiter Attack Rate (Address 29h)
7.25.1
Limiter Attack Rate
Sets the rate at which the limiter applies digital attenuation from levels above the MAX[2:0] threshold
(“Limiter Maximum Threshold” on page 54).
Note:
The limiter attack rate is user-selectable but is also a function of the sampling frequency, Fs, and
the DIGSFT (“Digital Soft Ramp” on page 45) and DIGZC (“Digital Zero Cross” on page 46) setting unless
the respective disable bit (“Limiter Soft Ramp Disable” on page 54 or “Limiter Zero Cross Disable” on
page 55) is enabled.
7.26
Status (Address 2Eh) (Read Only)
For all bits in this register, a “1” means the associated error condition has occurred at least once since the
register was last read. A”0” means the associated error condition has NOT occurred since the last reading
of the register. Reading the register resets all bits to 0.
7.26.1
Serial Port Clock Error (Read Only)
Indicates the status of the MCLK to LRCK ratio.
Note:
On initial power up and application of clocks, this bit will report ‘1’b as the serial port re-synchro-
nizes.
7.26.2
DSP Engine Overflow (Read Only)
Indicates the over-range status in the DSP data path.
76
543
21
0
Reserved
Reserved
LIMARATE5
LIMARATE4
LIMARATE3
LIMARATE2
LIMARATE1
LIMARATE0
LIMARATE[5:0]
Attack Time
00 0000
Fastest Attack
···
···
11 1111
Slowest Attack
Application:
“Limiter” on page 23
76
543
21
0
Reserved
SPCLKERR
DSPAOVFL
DSPBOVFL
PCMAOVFL
PCMBOVFL
Reserved
Reserved
SPCLKERR
Serial Port Clock Status:
0
MCLK/LRCK ratio is valid.
1
MCLK/LRCK ratio is not valid.
Application:
“Serial Port Clocking” on page 30
DSPxOVFL
DSP Overflow Status:
0
No digital clipping has occurred in the data path after the DSP.
1
Digital clipping has occurred in the data path after the DSP.
Application:
“DSP Engine” on page 22



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com