Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

CS42888-CQZ Datasheet(PDF) 29 Page - Cirrus Logic

Part # CS42888-CQZ
Description  108 dB, 192 kHz 4-In, 8-Out CODEC
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS42888-CQZ Datasheet(HTML) 29 Page - Cirrus Logic

Back Button CS42888-CQZ Datasheet HTML 25Page - Cirrus Logic CS42888-CQZ Datasheet HTML 26Page - Cirrus Logic CS42888-CQZ Datasheet HTML 27Page - Cirrus Logic CS42888-CQZ Datasheet HTML 28Page - Cirrus Logic CS42888-CQZ Datasheet HTML 29Page - Cirrus Logic CS42888-CQZ Datasheet HTML 30Page - Cirrus Logic CS42888-CQZ Datasheet HTML 31Page - Cirrus Logic CS42888-CQZ Datasheet HTML 32Page - Cirrus Logic CS42888-CQZ Datasheet HTML 33Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 61 page
background image
DS717F2
29
CS42888
De-emphasis is only available in Single-Speed Mode. Please see
“DAC De-Emphasis Control
(DAC_DEM)” on page 45 for de-emphasis control.
4.4
System Clocking
The CODEC (ADC & DAC) serial audio interface ports operate both as a slave or master. The serial ports
accept externally generated clocks in slave mode and will generate synchronous clocks derived from an in-
put master clock in master mode. In the TDM format the ADC and DAC serial ports will only operate as a
slave. In OLM #2 the serial ports will accept or output a 256Fs SCLK. See the registers “DAC Functional
Mode (DAC_FM[1:0])” on page 42 and “ADC Functional Mode (ADC_FM[1:0])” on page 42 for setting up
master/slave mode.
The CODEC requires external generation of the master clock (MCLK). The frequency of this clock must be
an integer multiple of, and synchronous with, the system sample rate, Fs.
The required integer ratios, along with some common frequencies, are illustrated in tables Tables 2 to 4.
The frequency range of MCLK must be specified using the MFREQ bits in register “MCLK Frequency
(MFREQ[2:0])” on page 42.
Sample Rate
(kHz)
MCLK (MHz)
256x
384x
512x
768x
1024x
32
8.1920
12.2880
16.3840
24.5760
32.7680
44.1
11.2896
16.9344
22.5792
33.8688
45.1584
48
12.2880
18.4320
24.5760
36.8640
49.1520
Table 2. Single-Speed Mode Common Frequencies
Sample Rate
(kHz)
MCLK (MHz)
128x
192x
256x
384x
512x
64
8.1920
12.2880
16.3840
24.5760
32.7680
88.2
11.2896
16.9344
22.5792
33.8688
45.1584
96
12.2880
18.4320
24.5760
36.8640
49.1520
Table 3. Double-Speed Mode Common Frequencies
Sample Rate
(kHz)
MCLK (MHz)
64x
96x
128x
192x
256x
176.4
11.2896
16.9344
22.5792
33.8688
45.1584
192
12.2880
18.4320
24.5760
36.8640
49.1520
Table 4. Quad-Speed Mode Common Frequencies
Gain
dB
-10dB
0dB
Frequency
T2 = 15 µs
T1=50 µs
F1
F2
3.183 kHz
10.61 kHz
Figure 13. De-Emphasis Curve



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com