 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
56F8167 Datasheet(PDF) 151 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
56F8167 Datasheet(HTML) 151 Page - Freescale Semiconductor, Inc |
|
|
151 / 182 page  Reset, Stop, Wait, Mode Select, and Interrupt Timing 56F8367 Technical Data, Rev. 9 Freescale Semiconductor 151 Preliminary 10.9 Reset, Stop, Wait, Mode Select, and Interrupt Timing Address Valid to RD Deasserted tARDD -2.120 1.00 RWSS,RWS ns Valid Input Data Hold after RD Deasserted tDRD 0.00 N/A1 — ns RD Assertion Width tRD 0.279 1.00 RWS ns Address Valid to Input Data Valid tAD -15.723 1.00 RWSS,RWS ns -20.642 1.25 + DCAOE Address Valid to RD Asserted tARDA -2.603 0.00 RWSS ns RD Asserted to Input Data Valid tRDD -13.120 1.00 RWSS,RWS ns -18.039 1.25 + DCAOE WR Deasserted to RD Asserted tWRRD -2.135 0.25 + DCAEO WWSH,RWSS ns RD Deasserted to RD Asserted tRDRD -0.4832 0.00 RWSS,RWSH MDAR3, 4 ns WR Deasserted to WR Asserted tWRWR WWS=0 -1.608 0.75 + DCAEO WWSS, WWSH ns WWS>0 -0.918 1.00 RD Deasserted to WR Asserted tRDWR WWS=0 -0.096 0.50 RWSH, WWSS, MDAR3 ns WWS>0 0.084 0.75 + DCAOE 1. N/A since device captures data before it deasserts RD 2. If RWSS = RWSH = 0, and the chip select does not change, then RD does not deassert during back-to-back reads. 3. Substitute BMDAR for MDAR if there is no chip select 4. MDAR is active in this calculation only when the chip select changes. Table 10-17 Reset, Stop, Wait, Mode Select, and Interrupt Timing1,2 Characteristic Symbol Typical Min Typical Max Unit See Figure RESET Assertion to Address, Data and Control Signals High Impedance tRAZ —21 ns 10-6 Minimum RESET Assertion Duration tRA 16T — ns 10-6 RESET Deassertion to First External Address Output3 tRDA 63T 64T ns 10-6 Edge-sensitive Interrupt Request Width tIRW 1.5T — ns 10-7 IRQA, IRQB Assertion to External Data Memory Access Out Valid, caused by first instruction execution in the interrupt service routine tIDM 18T — ns 10-8 tIDM - FAST 14T — Table 10-16 External Memory Interface Timing (Continued) Characteristic Symbol Wait States Configuration DM Wait States Controls Unit |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
