Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AT90SCR100 Datasheet(PDF) 289 Page - ATMEL Corporation

Part # AT90SCR100
Description  8-bit Microcontroller for Smart Card Readers
PDF  433 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT90SCR100 Datasheet(HTML) 289 Page - ATMEL Corporation

Back Button AT90SCR100 Datasheet HTML 285Page - ATMEL Corporation AT90SCR100 Datasheet HTML 286Page - ATMEL Corporation AT90SCR100 Datasheet HTML 287Page - ATMEL Corporation AT90SCR100 Datasheet HTML 288Page - ATMEL Corporation AT90SCR100 Datasheet HTML 289Page - ATMEL Corporation AT90SCR100 Datasheet HTML 290Page - ATMEL Corporation AT90SCR100 Datasheet HTML 291Page - ATMEL Corporation AT90SCR100 Datasheet HTML 292Page - ATMEL Corporation AT90SCR100 Datasheet HTML 293Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 289 / 433 page
background image
289
TPR0327AY–SMS–30Jan09
AT90SCR100
This bit is set (one) when a serial transfer of the number of bytes specified in HSSPICNT is com-
pleted. An interrupt is generated if HSSPIIER.BTDIE is set and global interrupt is enabled.
This bit is cleared by software or by hardware when the HSSPICFG.SPIEN is toggled (enabling
or disabling the HSSPI).
• Bit 5 - RCVOF: Receive Overflow Bit
This bit is set by hardware, when the DPRAM mode is set and the two 16 bytes receive buffers
are full. An interrupt is generated if HSSPIIER.RCVOFIE is set and global interrupt is enabled.
• Bit 4 - NSSRE: NSS Rising Edge
Set (one) by hardware on a rising edge on HSSS
Cleared (zero) by software
• Bit 3 - NSSFE: NSS Falling edge Bit
Set (one) by hardware on a falling edge on HSSS
Cleared (zero) by software
21.5.3
HSSPIIER - HSSPI Interrupt Enable Register
• Bit 7 - TIMEOUTIE: Timeout Interrupt Enable Bit
When set (one), this bit enables the Timeout event as the source of the HSSPI interrupt.
When cleared (zero), this bit disables the Timeout source of the HSSPI interrupt.
• Bit 6 - BTDIE: Byte Transfer Done Interrupt Enable Bit
When set (one), this bit enables the Byte Transfer Done event as the source of the HSSPI
interrupt.
When cleared (zero), this bit disables the Byte Transfer Done source of the HSSPI interrupt.
• Bit 5 - RCVOFIE: Receive Overflow Interrupt Enable Bit
When set (one), this bit enables the Receive Overflow event as the source of the HSSPI
interrupt.
When cleared (zero), this bit disables the Receive Overflow source of the HSSPI interrupt.
• Bit 4 - NSSIE: NSS Interrupt Enable
When set (one), the HSSS interrupt is enabled on falling and rising edges
When cleared (zero), the HSSS interrrupt is disabled
Bit
7
6
543
2
1
0
$0000D4
TIMEOUTIE
BTDIE
RCVOFIE
NSSIE
-
-
-
-
HSSPIIER
Read/write
R/W
R/W
R/W
R/W
R
R
R
R
Initial value
0
0
0
0
0
0
0
0
0x00



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com