Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

HAL710 Datasheet(PDF) 18 Page - Micronas

Part # HAL710
Description  Hall-Effect Sensors with Direction Detection
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICRONAS [Micronas]
Direct Link  http://www.micronas.com
Logo MICRONAS - Micronas

HAL710 Datasheet(HTML) 18 Page - Micronas

Back Button HAL710 Datasheet HTML 11Page - Micronas HAL710 Datasheet HTML 12Page - Micronas HAL710 Datasheet HTML 13Page - Micronas HAL710 Datasheet HTML 14Page - Micronas HAL710 Datasheet HTML 15Page - Micronas HAL710 Datasheet HTML 16Page - Micronas HAL710 Datasheet HTML 17Page - Micronas HAL710 Datasheet HTML 18Page - Micronas HAL710 Datasheet HTML 19Page - Micronas  
Zoom Inzoom in Zoom Outzoom out
 18 / 19 page
background image
HAL 710, HAL 730
DATA SHEET
18
Oct. 13, 2009; DSH000031_002EN
Micronas
5.5. EMC and ESD
For applications that cause disturbances on the supply
line or radiated disturbances, a series resistor and a
capacitor are recommended (see Fig. 5–1). The series
resistor and the capacitor should be placed as closely
as possible to the Hall sensor.
Please contact Micronas for detailed investigation
reports with EMC and ESD results.
Fig. 5–1: Test circuit for EMC investigations
5.6. Start-up Behavior
Due to the active offset compensation, the sensors
have an initialization time (enable time ten(O)) after
applying the supply voltage. The parameter ten(O) is
specified in the “Characteristics” (see Section 3.6. on
page 11).
During the initialization time, the output states are not
defined and the outputs can toggle. After ten(O), both
outputs will be either high or low for a stable magnetic
field (no toggling) and the Count Output will be low if
the applied magnetic field B exceeds BON. The Count
Output will be high if B drops below BOFF. The Direc-
tion Output will have the correct state after the second
edge (rising or falling) in the same direction.
The device contains a Power-On Reset circuit (POR)
generating a reset when VDD rises. This signal is used
to disable Test Mode. The generation of this reset sig-
nal is guaranteed when VDD at the chip rises to a mini-
mum 3.8 V in less than 4 µs monotonically. If this con-
dition is violated, the internal reset signal might be
missing. Under these circumstances, the chip will still
operate according to the specification, but the risk of
toggling outputs during ten(O) increases; and for mag-
netic fields between BOFF and BON, the output states
of the Hall sensor after applying VDD will be either low
or high. In order to achieve a well-defined output state,
the applied magnetic field then must exceed BONmax,
respectively, drop below BOFFmin.
1 VDD
4GND
3 S1-Output
2 S2-Output
RV
220
Ω
VEMC
VP
4.7 nF
RL
2.4 k
Ω
20 pF
RL
2.4 k
Ω
20 pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com