Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

HT82K75REW Datasheet(PDF) 56 Page - Holtek Semiconductor Inc

Part # HT82K75REW
Description  2.4GHz Transceiver 8-Bit OTP MCU
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HOLTEK [Holtek Semiconductor Inc]
Direct Link  http://www.holtek.com
Logo HOLTEK - Holtek Semiconductor Inc

HT82K75REW Datasheet(HTML) 56 Page - Holtek Semiconductor Inc

Back Button HT82K75REW Datasheet HTML 52Page - Holtek Semiconductor Inc HT82K75REW Datasheet HTML 53Page - Holtek Semiconductor Inc HT82K75REW Datasheet HTML 54Page - Holtek Semiconductor Inc HT82K75REW Datasheet HTML 55Page - Holtek Semiconductor Inc HT82K75REW Datasheet HTML 56Page - Holtek Semiconductor Inc HT82K75REW Datasheet HTML 57Page - Holtek Semiconductor Inc HT82K75REW Datasheet HTML 58Page - Holtek Semiconductor Inc HT82K75REW Datasheet HTML 59Page - Holtek Semiconductor Inc HT82K75REW Datasheet HTML 60Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 103 page
background image
HT82M75REW/HT82K75REW
Rev. 1.00
56
June 11, 2010
¨ SPI Addressing Format
MSB of addressing frame indicates the addressing mode of the packet. The length of address field is 6 or 10 bits for
short and long addressing mode respectively. Bit 0 is a one-bit read/write indicator.
¨ SPI Characteristics
Parameter
Symbol
Min.
Max.
Unit
Conditions
SCLK, clock frequency
fSCLK
¾
5
MHz
SCLK low pulse duration
tCL
100
¾
ns
The minimum time SCLK must be low.
SCLK high pulse duration
tCH
100
¾
ns
The minimum time SCLK must be high.
SEN setup time
tSP
100
¾
ns
The minimum time SEN must be low before the first
positive edge of SCLK.
SEN hold time
tNS
100
¾
ns
The minimum time SEN must be held low after the
last negative edge of SCLK.
SI setup
tSD
25
¾
ns
The minimum time data must be ready at SI, before
the positive edge of SCLK
SI hold time
tHD
25
¾
ns
The minimum time data must be held at SI, after the
positive edge of SCLK.
Rise time
tRISE
¾
25
ns
The maximum rise time for SCLK and SEN.
Fall time
tFALL
¾
25
ns
The maximum fall time for SCLK and SEN.
¨ SPI Timing Diagram
The following figures show the timing diagrams for the short and long addressing mode respectively. The MCU SPI
master will initiate a read or write operation by asserting the interface enable signal SEN to low, toggling SCLK and
sent the address field by SI. The interface enable signal SEN should be high when a transaction is completed.
SPI Addressing Format
A6 A5
A3
A4
A2 A1 0
0
DR7DR6
DR4
DR5
DR3DR2
DR0
DR1
0 A6
X
A6 A5
A3
A4
A2 A1 1
0
Dw6
Dw4
Dw5
Dw3Dw2
Dw0
Dw1
0
Dw7
SCLK
SEN
SI
SO
SI
SO
tSP
tSD
tHD
tCH
tCL
tNS
read short address data
writeshort addressdata
A5 A4 A3 A2 A1 0
X
DR7
DR5
DR6
A6 A5
A3
A4
A2 A1 1
Dw6 Dw5
Dw7
Timing Diagram of Short Addressing Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com