| Electronic Components Datasheet Search |
|
PIC16F707-E/ML Datasheet(PDF) 32 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC16F707-E/ML Datasheet(HTML) 32 Page - Microchip Technology |
|
32 / 284 page ![]() PIC16F707/PIC16LF707 DS41418A-page 32 Preliminary 2010 Microchip Technology Inc. 3.4.2 WDT CONTROL The WDTE bit is located in the Configuration Word Register 1. When set, the WDT runs continuously. The PSA and PS<2:0> bits of the OPTION register control the WDT period. See Section 12.0 “Timer0 Module” for more information. FIGURE 3-3: WATCHDOG TIMER BLOCK DIAGRAM From TMR0 Postscaler 8 PS<2:0> PSA TO TMR0 1 1 0 0 Clock Source To TxG Divide by 512 WDTE TMRxGE TxGSS = 11 WDTE WDT Reset Low-Power WDT OSC TABLE 3-3: WDT STATUS Conditions WDT WDTE = 0 Cleared CLRWDT Command Exit Sleep + System Clock = EXTRC, INTOSC, EXTCLK Exit Sleep + System Clock = XT, HS, LP Cleared until the end of OST |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |