Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

HCS12 Datasheet(PDF) 282 Page - Freescale Semiconductor, Inc

Part # HCS12
Description  HCS12 Microcontrollers
PDF  452 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

HCS12 Datasheet(HTML) 282 Page - Freescale Semiconductor, Inc

Back Button HCS12 Datasheet HTML 278Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 279Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 280Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 281Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 282Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 283Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 284Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 285Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 286Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 282 / 452 page
background image
Instruction Glossary
S12CPUV2 Reference Manual, Rev. 4.0
282
Freescale Semiconductor
Operation:
(SP) – $0002
⇒ SP; RTNH : RTNL ⇒ (M(SP) : M(SP+1))
(SP) – $0002
⇒ SP; YH : YL ⇒ (M(SP) : M(SP+1))
(SP) – $0002
⇒ SP; XH : XL ⇒ (M(SP) : M(SP+1))
(SP) – $0002
⇒ SP; B : A⇒ (M(SP) : M(SP+1))
(SP) – $0001
⇒ SP; CCR ⇒ (M(SP))
Stop All Clocks
Description:
When the S control bit is set, STOP is disabled and operates like a 2-cycle
NOP instruction. When the S bit is cleared, STOP stacks CPU context,
stops all system clocks, and puts the device in standby mode.
Standby operation minimizes system power consumption. The contents of
registers and the states of I/O pins remain unchanged.
Asserting the RESET, XIRQ, or IRQ signals ends standby mode. Stacking
on entry to STOP allows the CPU to recover quickly when an interrupt is
used, provided a stable clock is applied to the device. If the system uses a
clock reference crystal that also stops during low-power mode, crystal
startup delay lengthens recovery time.
If XIRQ is asserted while the X mask bit = 0 (XIRQ interrupts enabled),
execution resumes with a vector fetch for the XIRQ interrupt. If the X mask
bit = 1 (XIRQ interrupts disabled), a 2-cycle recovery sequence including an
O cycle is used to adjust the instruction queue and the stack-pointer, and
execution continues with the next instruction after STOP.
STOP
Stop Processing
STOP
CCR Details:
S
X
HIN
Z
V
C
––––––––
Source Form
Address
Mode
Object Code
Access Detail
HCS12
M68HC12
STOP (entering STOP)
INH
18 3E
OOSSSSsf
OOSSSfSs
(exiting STOP)
fVfPPP
fVfPPP
(continue)
ff
fO
(if STOP disabled)
OO
OO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com