Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

HCS12 Datasheet(PDF) 312 Page - Freescale Semiconductor, Inc

Part # HCS12
Description  HCS12 Microcontrollers
PDF  452 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

HCS12 Datasheet(HTML) 312 Page - Freescale Semiconductor, Inc

Back Button HCS12 Datasheet HTML 308Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 309Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 310Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 311Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 312Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 313Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 314Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 315Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 316Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 312 / 452 page
background image
S12CPUV2 Reference Manual, Rev. 4.0
312
Freescale Semiconductor
The CPU12 can handle up to 128 exception vectors, but the number actually
used varies from device to device, and some vectors are reserved for
Freescale use. Refer to Device User Guide for more information.
Exceptions can be classified by the effect of the X and I interrupt mask bits
on recognition of a pending request.
• Resets, the unimplemented opcode trap, and the SWI instruction are
not affected by the X and I mask bits.
• Interrupt service requests from the XIRQ pin are inhibited when X =
1, but are not affected by the I bit.
• All other interrupts are inhibited when I = 1.
7.3 Exception Priority
A hardware priority hierarchy determines which reset or interrupt is serviced
first when simultaneous requests are made. Six sources are not maskable.
The remaining sources are maskable, and the device integration module
typically can change the relative priorities of maskable interrupts. Refer to
7.5 Interrupts for more detail concerning interrupt priority and servicing.
The priorities of the unmaskable sources are:
1. RESET pin or power-on reset (POR)
2. Clock monitor reset
3. Computer operating properly (COP) watchdog reset
4. Non-maskable interrupt request (XIRQ) signal
5. Unimplemented opcode trap
6. Software interrupt instruction (SWI)
Table 7-1. CPU12 Exception Vector Map(1)
1. See Device User Guide and Interrupt Block Guide for further details
Vector Address
Source
$FFFE–$FFFF
System reset
$FFFC–$FFFD
Clock monitor reset
$FFFA–$FFFB
COP reset
$FFF8–$FFF9
Unimplemented opcode trap
$FFF6–$FFF7
Software interrupt instruction (SWI)
$FFF4–$FFF5
XIRQ signal
$FFF2–$FFF3
IRQ signal
$FF00–$FFF1
Device-specific interrupt sources (HCS12)
$FFC0–$FFF1
Device-specific interrupt sources (M68HC12)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com