Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MC68HC705P9CS Datasheet(PDF) 109 Page - Freescale Semiconductor, Inc

Part # MC68HC705P9CS
Description  Microcontrollers
PDF  160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC68HC705P9CS Datasheet(HTML) 109 Page - Freescale Semiconductor, Inc

Back Button MC68HC705P9CS Datasheet HTML 105Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 106Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 107Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 108Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 109Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 110Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 111Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 112Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 113Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 109 / 160 page
background image
Timer
I/O Registers
MC68HC705P9 — Rev. 4.0
Technical Data
MOTOROLA
Timer
109
9.7.1 Timer Control Register
The timer control register (TCR) performs the following functions:
•
Enables input capture interrupts
•
Enables output compare interrupts
•
Enables timer overflow interrupts
•
Controls the active edge polarity of the TCAP signal
•
Controls the active level of the TCMP output
ICIE — Input Capture Interrupt Enable
This read/write bit enables interrupts caused by an active signal on
the PD7/TCAP pin. Reset clears the ICIE bit.
1 = Input capture interrupts enabled
0 = Input capture interrupts disabled
OCIE — Output Compare Interrupt Enable
This read/write bit enables interrupts caused by an active signal on
the TCMP pin. Reset clears the OCIE bit.
1 = Output compare interrupts enabled
0 = Output compare interrupts disabled
TOIE — Timer Overflow Interrupt Enable
This read/write bit enables interrupts caused by a timer overflow.
Reset clears the TOIE bit.
1 = Timer overflow interrupts enabled
0 = Timer overflow interrupts disabled
$0012
Bit 7
6
54321
Bit 0
Read:
ICIE
OCIE
TOIE
0
0
0
IEDG
OLVL
Write:
Reset:
00
0000
U
0
U = Unaffected
Figure 9-10. Timer Control Register (TCR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com