Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PIC18F23K22-E/ML Datasheet(PDF) 381 Page - Microchip Technology

Part # PIC18F23K22-E/ML
Description  28/40/44-Pin, Low-Power, High-Performance Microcontrollers with nanoWatt XLP Technology
PDF  496 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F23K22-E/ML Datasheet(HTML) 381 Page - Microchip Technology

Back Button PIC18F23K22-E/ML Datasheet HTML 377Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 378Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 379Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 380Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 381Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 382Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 383Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 384Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 385Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 381 / 496 page
background image
 2010 Microchip Technology Inc.
Preliminary
DS41412C-page 381
PIC18(L)F2X/4XK22
BTG
Bit Toggle f
Syntax:
BTG f, b {,a}
Operands:
0
 f  255
0
 b < 7
a
[0,1]
Operation:
(f<b>)
 f<b>
Status Affected:
None
Encoding:
0111
bbba
ffff
ffff
Description:
Bit ‘b’ in data memory location ‘f’ is
inverted.
If ‘a’ is ‘0’, the Access Bank is selected.
If ‘a’ is ‘1’, the BSR is used to select the
GPR bank.
If ‘a’ is ‘0’ and the extended instruction
set is enabled, this instruction operates
in Indexed Literal Offset Addressing
mode whenever f
95 (5Fh). See
Section 25.2.3 “Byte-Oriented and
Bit-Oriented Instructions in Indexed
Literal Offset Mode” for details.
Words:
1
Cycles:
1
Q Cycle Activity:
Q1
Q2
Q3
Q4
Decode
Read
register ‘f’
Process
Data
Write
register ‘f’
Example:
BTG
PORTC,
4, 0
Before Instruction:
PORTC =
0111 0101 [75h]
After Instruction:
PORTC =
0110 0101 [65h]
BOV
Branch if Overflow
Syntax:
BOV
n
Operands:
-128
 n  127
Operation:
if OVERFLOW bit is ‘1’
(PC) + 2 + 2n
 PC
Status Affected:
None
Encoding:
1110
0100
nnnn
nnnn
Description:
If the OVERFLOW bit is ‘1’, then the
program will branch.
The 2’s complement number ‘2n’ is
added to the PC. Since the PC will have
incremented to fetch the next
instruction, the new address will be
PC + 2 + 2n. This instruction is then a
two-cycle instruction.
Words:
1
Cycles:
1(2)
Q Cycle Activity:
If Jump:
Q1
Q2
Q3
Q4
Decode
Read literal
‘n’
Process
Data
Write to PC
No
operation
No
operation
No
operation
No
operation
If No Jump:
Q1
Q2
Q3
Q4
Decode
Read literal
‘n’
Process
Data
No
operation
Example:
HERE
BOV
Jump
Before Instruction
PC
=
address (HERE)
After Instruction
If OVERFLOW =
1;
PC
=
address (Jump)
If OVERFLOW =
0;
PC
=
address (HERE + 2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com