Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST10F276Z5 Datasheet(PDF) 197 Page - STMicroelectronics

Part # ST10F276Z5
Description  16-bit MCU with MAC unit, 832 Kbyte Flash memory and 68 Kbyte RAM
PDF  239 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F276Z5 Datasheet(HTML) 197 Page - STMicroelectronics

Back Button ST10F276Z5 Datasheet HTML 193Page - STMicroelectronics ST10F276Z5 Datasheet HTML 194Page - STMicroelectronics ST10F276Z5 Datasheet HTML 195Page - STMicroelectronics ST10F276Z5 Datasheet HTML 196Page - STMicroelectronics ST10F276Z5 Datasheet HTML 197Page - STMicroelectronics ST10F276Z5 Datasheet HTML 198Page - STMicroelectronics ST10F276Z5 Datasheet HTML 199Page - STMicroelectronics ST10F276Z5 Datasheet HTML 200Page - STMicroelectronics ST10F276Z5 Datasheet HTML 201Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 197 / 239 page
background image
ST10F276Z5
Electrical characteristics
197/239
23.8.2
Definition of internal timing
The internal operation of the ST10F276Z5 is controlled by the internal CPU clock fCPU. Both
edges of the CPU clock can trigger internal (for example pipeline) or external (for example
bus cycles) operations.
The specification of the external timing (AC Characteristics) therefore depends on the time
between two consecutive edges of the CPU clock, called “TCL”.
The CPU clock signal can be generated by different mechanisms. The duration of TCL and
its variation (and also the derived external timing) depends on the mechanism used to
generate fCPU.
This influence must be regarded when calculating the timings for the ST10F276Z5.
The example for PLL operation shown in Figure 52 refers to a PLL factor of 4.
The mechanism used to generate the CPU clock is selected during reset by the logic levels
on pins P0.15-13 (P0H.7-5).
Figure 52.
Generation mechanisms for the CPU clock
TCL TCL
TCL TCL
fCPU
fXTAL
fCPU
fXTAL
Phase locked loop operation
Direct clock drive
TCL
TCL
fCPU
fXTAL
Prescaler operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com