| Electronic Components Datasheet Search |
|
ST10F276Z5 Datasheet(PDF) 197 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F276Z5 Datasheet(HTML) 197 Page - STMicroelectronics |
|
197 / 239 page ![]() ST10F276Z5 Electrical characteristics 197/239 23.8.2 Definition of internal timing The internal operation of the ST10F276Z5 is controlled by the internal CPU clock fCPU. Both edges of the CPU clock can trigger internal (for example pipeline) or external (for example bus cycles) operations. The specification of the external timing (AC Characteristics) therefore depends on the time between two consecutive edges of the CPU clock, called “TCL”. The CPU clock signal can be generated by different mechanisms. The duration of TCL and its variation (and also the derived external timing) depends on the mechanism used to generate fCPU. This influence must be regarded when calculating the timings for the ST10F276Z5. The example for PLL operation shown in Figure 52 refers to a PLL factor of 4. The mechanism used to generate the CPU clock is selected during reset by the logic levels on pins P0.15-13 (P0H.7-5). Figure 52. Generation mechanisms for the CPU clock TCL TCL TCL TCL fCPU fXTAL fCPU fXTAL Phase locked loop operation Direct clock drive TCL TCL fCPU fXTAL Prescaler operation |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |