ADSP-BF504 datasheet(56/80 Pages) AD

56 / 80 page

Rev. PrC

Page 56 of 80

January 2010

ADSP-BF504/F,ADSP-BF506F

Preliminary Technical Data

DC ACCURACY

Resolution

Bits

Integral Nonlinearity (INL)1

±1

LSB max

±0.7 LSB typ; differential mode

±1.5

LSB max

±0.9 LSB typ; single-ended and pseudo

differential modes

Differential Nonlinearity (DNL)

1, 3

±0.99

LSB max

Differential mode

–0.99/+1.5

LSB max

Single-ended and pseudo differential modes

Straight Natural Binary Output Coding

Offset Error

TBD

LSB max

Offset Error Match

TBD

LSB typ

Gain Error

TBD

LSB max

Gain Error Match

TBD

LSB typ

Twos Complement Output Coding

Positive Gain Error

TBD

LSB max

Positive Gain Error Match

TBD

LSB typ

Zero Code Error

TBD

LSB max

Zero Code Error Match

TBD

LSB typ

Negative Gain Error

TBD

LSB max

Negative Gain Error Match

TBD

LSB typ

CONVERSION RATE

Conversion Time

ADSCLK cycles 437.5 ns with ADSCLK = 32 MHz

Track-and-Hold Acquisition Time

ns max

Full-scale step input; AVDD, DVDD = 5 V

110

ns max

Full-scale step input; AVDD, DVDD = 3 V

Throughput Rate

MSPS max

1 See ADC — Terminology on Page 60.

2 Sample tested during initial release to ensure compliance.

3 Guaranteed no missed codes to 12 bits.

Table 47. Operating Conditions (Power1)

Parameter

Specification

Unit

Test Conditions/Comments

POWER SUPPLY REQUIREMENTS

VDD

2.7/5.25

V min/V max

VDRIVE

2.7/5.25

V min/V max

IDD

Digital Logic Inputs = 0 V or VDRIVE

Normal Mode (Static)

2.3

mA max

VDD = 5.25 V

Operational

fS = 2 MSPS

6.4

mA max

VDD = 5.25 V; 5.7 mA typ

fS = 1.5 MSPS

mA max

VDD = 3.6 V; 3.4 mA typ

Partial Power-Down Mode

500

μA max

Static

Full Power-Down Mode (VDD)2.8

μA max

POWER DISSIPATION

Normal Mode (Operational)

33.6

mW max

VDD = 5.25 V

Partial Power-Down (Static)

2.625

mW max

VDD = 5.25 V

Full Power-Down (Static)

14.7

μW max

VDD = 5.25 V

1 In this table, VDD refers to both AVDD and DVDD.

Table 46. Operating Conditions (ADC Performance/Accuracy) (Continued)

Parameter

Specification

Unit

Test Conditions/Comments

ADSP-BF504 Datasheet(PDF) 56 Page - Analog Devices

ADSP-BF504 Datasheet(HTML) 56 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL