| Electronic Components Datasheet Search |
|
CYWUSB6953 Datasheet(PDF) 49 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
CYWUSB6953 Datasheet(HTML) 49 Page - Cypress Semiconductor |
|
49 / 68 page ![]() CYRF69103 Document #: 001-07611 Rev *F Page 49 of 68 Figure 20-2. 16-Bit Free Running Counter Loading Timing Diagram Table 20-6. Programmable Interval Reload High (PIRH) [0x29] [R/W] Bit # 7 6 5 4 3 2 1 0 Field Reserved Prog Interval[11:8] Read/Write -- -- -- -- R/W R/W R/W R/W Default 0 0 0 0 00 0 0 Bits [7:4] Reserved Bits 3:0 Prog Interval [11:8] This register holds the higher 4 bits of the timer. While writing into the 12-bit reload register, write lower byte first then the higher nibble. clk_sys write valid addr write data FRT reload ready Clk Timer 12b Prog Timer 12b reload interrupt Capture timer clk 16b free running counter load 16b free running counter 00A0 00A1 00A2 00A3 00A4 00A5 00A6 00A7 00A8 00A9 00AB 00AC 00AD 00AE 00AF 00B0 00B1 00B2 ACBE ACBF ACC0 16-bit free running counter loading timing 12-bit programmable timer load timing [+] Feedback |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |