PIC32MX795F512LT-80ISLASHPF datasheet(104/256 Pages) MICROCHIP

104 / 256 page

TABLE 4-40:

PREFETCH REGISTER MAP

Bits

31/15

30/14

29/13

28/12

27/11

26/10

25/9

24/8

23/7

22/6

21/5

20/4

19/3

18/2

17/1

16/0

4000 CHECON(1,2)

31:16

—

CHECOH 0000

15:0

—

DCSZ<1:0>

—

PREFEN<1:0>

—

PFMWS<2:0>

0007

4010 CHEACC(1)

31:16 CHEWEN

—

0000

15:0

—

CHEIDX<3:0>

0000

4020 CHETAG(1)

31:16 LTAGBOOT

—

LTAG<23:16>

00xx

15:0

LTAG<15:4>

LVALID

LLOCK

LTYPE

—

xxx2

4030 CHEMSK(1)

31:16

—

0000

15:0

LMASK<15:5>

—

0000

4040

CHEW0

31:16

CHEW0<31:0>

xxxx

15:0

xxxx

4050

CHEW1

31:16

CHEW1<31:0>

xxxx

15:0

xxxx

4060

CHEW2

31:16

CHEW2<31:0>

xxxx

15:0

xxxx

4070

CHEW3

31:16

CHEW3<31:0>

xxxx

15:0

xxxx

4080

CHELRU

31:16

—

CHELRU<24:16>

0000

15:0

CHELRU<15:0>

0000

4090

CHEHIT

31:16

CHEHIT<31:0>

xxxx

15:0

xxxx

40A0

CHEMIS

31:16

CHEMIS<31:0>

xxxx

15:0

xxxx

40C0 CHEPFABT

31:16

CHEPFABT<31:0>

xxxx

15:0

xxxx

Legend:

x = unknown value on Reset; — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal.

Note

This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 “CLR, SET and INV Registers” for more information.

Reset value is dependent on DEVCFGx configuration.

PIC32MX795F512LT-80I/PF Datasheet(PDF) 104 Page - Microchip Technology

PIC32MX795F512LT-80I/PF Datasheet(HTML) 104 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL