 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
IMX53CEC Datasheet(PDF) 55 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
IMX53CEC Datasheet(HTML) 55 Page - Freescale Semiconductor, Inc |
|
|
55 / 204 page  Electrical Characteristics i.MX53xD Applications Processors for Consumer Products, Rev. 2 Freescale Semiconductor 55 4.6.6.3 General EIM Timing-Synchronous Mode Figure 16, Figure 17, and Table 39 specify the timings related to the EIM module. All EIM output control signals may be asserted and deasserted by an internal clock synchronized to the BCLK rising edge according to corresponding assertion/negation control fields. , Figure 16. EIM Outputs Timing Diagram Figure 17. EIM Inputs Timing Diagram Table 39. EIM Bus Timing Parameters 1 ID Parameter BCD = 0 BCD = 1 BCD = 2 BCD = 3 Min Max Min Max Min Max Min Max WE1 BCLK Cycle time2 t2*t 3*t 4*t WE2 BCLK Low Level Width 0.4*t 0.8*t 1.2*t 1.6*t WE4 Address CSx_B WE_B OE_B BCLK BEy_B ADV_B Output Data ... WE5 WE6 WE7 WE8 WE9 WE10 WE11 WE12 WE13 WE14 WE15 WE16 WE17 WE3 WE2 WE1 Input Data WAIT_B BCLK WE19 WE18 WE21 WE20 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
