IMX53CEC datasheet(107/204 Pages) FREESCALE

107 / 204 page

Electrical Characteristics

i.MX53xD Applications Processors for Consumer Products, Rev. 2

Freescale Semiconductor

107

4.7.9

LVDS Display Bridge (LDB) Module Parameters

The LVDS interface complies with TIA/EIA 644-A standard. For more details, see TIA/EIA STANDARD

644-A, “Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits”.

4.7.10

One-Wire (OWIRE) Timing Parameters

Figure 58 depicts the RPP timing, and Table 66 lists the RPP timing parameters.

Figure 58. Reset and Presence Pulses (RPP) Timing Diagram

7Display control down for read

DISP_DOWN is predefined in REGISTER.

8Display control up for write

DISP_UP is predefined in REGISTER.

Table 66. RPP Sequence Delay Comparisons Timing Parameters

Parameters

Symbol

Min

Typ

Max

Unit

OW1

Reset Time Low

tRSTL

480

511

—1

1 In order not to mask signaling by other devices on the 1-Wire bus, t

RSTL + tR should always be less than 960 µs.

µs

OW2

Presence Detect High

tPDH

—

µs

OW3

Presence Detect Low

tPDL

—

240

µs

OW4

Reset Time High

(includes recovery time)

tRSTH

480

512

—

µs

Tdicdrw

---T

DI_CLK

ceil

DISP_DOWN_#

DI_CLK_PERIOD

--------------------------------------------------

⎝⎠

⎛⎞

Tdicuw

---T

DI_CLK

ceil

2DISP_UP_#

DI_CLK_PERIOD

----------------------------------------------

⎝⎠

⎛⎞

One-Wire bus

One Wire Device Tx

“Presence Pulse”

(BATT_LINE)

One-WIRE Tx

“Reset Pulse”

OW1

OW2

OW3

OW4

IMX53CEC Datasheet(PDF) 107 Page - Freescale Semiconductor, Inc

IMX53CEC Datasheet(HTML) 107 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL