 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
IMX53CEC Datasheet(PDF) 123 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
IMX53CEC Datasheet(HTML) 123 Page - Freescale Semiconductor, Inc |
|
|
123 / 204 page  Electrical Characteristics i.MX53xD Applications Processors for Consumer Products, Rev. 2 Freescale Semiconductor 123 Figure 77. Test Access Port Timing Diagram Figure 78. TRST Timing Diagram Table 80. JTAG Timing ID Parameter1,2 All Frequencies Unit Min Max SJ0 TCK frequency of operation 1/(3•TDC) 1 0.001 22 MHz SJ1 TCK cycle time in crystal mode 45 — ns SJ2 TCK clock pulse width measured at VM 2 22.5 — ns SJ3 TCK rise and fall times — 3 ns SJ4 Boundary scan input data set-up time 5 — ns SJ5 Boundary scan input data hold time 24 — ns SJ6 TCK low to output data valid — 40 ns SJ7 TCK low to output high impedance — 40 ns SJ8 TMS, TDI data set-up time 5 — ns TCK (Input) TDI (Input) TDO (Output) TDO (Output) TDO (Output) VIH VIL Input Data Valid Output Data Valid Output Data Valid TMS SJ8 SJ9 SJ10 SJ11 SJ10 TCK (Input) TRST (Input) SJ13 SJ12 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
