STA381BWS datasheet(66/171 Pages) STMICROELECTRONICS

66 / 171 page

STA381BWS

66/171

Doc ID 018937 Rev 6

6.18.3

LRCK double trigger protection

This bit actively prevents double triggering of LRCLK.

6.18.4

Power-down

The PWDN register is used to place the IC in a low-power state. When PWDN is written

as 0, the output begins a soft-mute. After the mute condition is reached, EAPD is asserted

to power down the power stage, then the master clock to all internal hardware except the I2C

block is gated. This places the IC in a very low power consumption state.The register state

is preserved once the device recovers from power-down.

6.18.5

External amplifier power-down

The EAPD register directly disables/enables the internal power circuitry.

When EAPD = 0, the internal power section is placed in a low-power state (disabled). This

6.19

Volume control registers (addr 0x17 - 0x1B)

6.19.1

Mute/line output configuration register (addr 0x17)

Table 50.

LRCK double trigger protection

Bit

R/W

RST

Name

Description

R/W

LDTE

LRCLK double trigger protection enable

Table 51.

IC power-down

Bit

R/W

RST

Name

Description

7R/W

PWDN

0: IC power-down low-power condition

1: IC normal operation

Table 52.

External amplifier power-down

Bit

R/W

RST

Name

Description

R/W

EAPD

0: External power stage power-down active

1: Normal operation

LOC1

LOC0

Reserved

C3M

C2M

C1M

MMUTE

STA381BWS Datasheet(PDF) 66 Page - STMicroelectronics

STA381BWS Datasheet(HTML) 66 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL