Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

STA381BWS Datasheet(PDF) 98 Page - STMicroelectronics

Part # STA381BWS
Description  Sound Terminal® 2.1-channel high-efficiency digital audio system
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA381BWS Datasheet(HTML) 98 Page - STMicroelectronics

Back Button STA381BWS Datasheet HTML 94Page - STMicroelectronics STA381BWS Datasheet HTML 95Page - STMicroelectronics STA381BWS Datasheet HTML 96Page - STMicroelectronics STA381BWS Datasheet HTML 97Page - STMicroelectronics STA381BWS Datasheet HTML 98Page - STMicroelectronics STA381BWS Datasheet HTML 99Page - STMicroelectronics STA381BWS Datasheet HTML 100Page - STMicroelectronics STA381BWS Datasheet HTML 101Page - STMicroelectronics STA381BWS Datasheet HTML 102Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 171 page
background image
Register description: New Map
STA381BWS
98/171
Doc ID 018937 Rev 6
6.35
STCompressorTM configuration register (address 0x6B;
0x6C)
Table 94.
Register STCCFG0
Table 96.
Register STCCFG1
6.36
Charge pump synchronization (address 0x70)
Table 98.
Charge pump sync configuration bits
D7
D6
D5
D4
D3
D2
D1
D0
Reserved
Reserved
Reserved
Reserved
Reserved
CRC_RES
Reserved
Reserved
00
01
00
0
0
Table 95.
STCCFG0 register
Bit
R/W
RST
Name
Description
2
R/W
0
CRC_RES
‘0’ = CRC comparison successful
‘1’ = CRC comparison error
D7
D6
D5
D4
D3
D2
D1
D0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
STC_LNK
Reserved
00
00
00
0
0
Table 97.
STCCFG1 register
Bit
R/W
RST
Name
Description
1R/W
0
STC_LNK
‘0’ = normal operations
‘1’ = stereo link enabled. See Section 4.3.8:
Stereo link
D7
D6
D5
D4
D3
D2
D1
D0
Reserved
Reserved
CHPI
INITCNT[3:0]
CHPRD
00
01
10
0
1
Bit
R/W
RST
Name
Description
5
R/W
0
CHPI
‘0’: Charge pump phase: 0 deg
‘1’: Charge pump phase: 180 deg
4R/W
1
INITCNT[3:0]
Change charge pump phase at one clock step
3R/W
1
2R/W
0
1R/W
0
0
R/W
1
CHPRD
‘0’: Charge pump synchronized with PWM frame
‘0’: Charge pump not synchronized with PWM frame



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com