SPC560B64L5 datasheet(112/134 Pages) STMICROELECTRONICS

112 / 134 page

tHI

D Data hold time for inputs

Master mode

—

Slave mode

2(6)

——

2(6)

——

tSUO

(7)

CC D Data valid after SCK edge

Master mode

—

Slave mode

—

160

tHO

(7)

CC D Data hold time for outputs

Master mode

—

Slave mode

—

Operating conditions: CL = 10 to 50 pF, SlewIN = 3.5 to 15 ns

Maximum value is reached when CSn pad is configured as SLOW pad while SCK pad is configured as MEDIUM. A positive value means that SCK starts before CSn is

asserted. DSPI2 has only SLOW SCK available.

Maximum value is reached when CSn pad is configured as MEDIUM pad while SCK pad is configured as SLOW. A positive value means that CSn is deasserted before

SCK. DSPI0 and DSPI1 have only MEDIUM SCK available.

The tCSC delay value is configurable through a register. When configuring tCSC (using PCSSCK and CSSCK fields in DSPI_CTARx registers), delay between internal CS

and internal SCK must be higher than

ΔtCSC to ensure positive tCSCext.

The tASC delay value is configurable through a register. When configuring tASC (using PASC and ASC fields in DSPI_CTARx registers), delay between internal CS and

internal SCK must be higher than

ΔtASC to ensure positive tASCext.

This delay value corresponds to SMPL_PT = 00b which is bit field 9 and 8 of DSPI_MCR register.

SCK and SOUT are configured as MEDIUM pad.

Table 48.

DSPI characteristics(1) (continued)

No.

Symbol

Parameter

DSPI0/DSPI1/DSPI5/DSPI6

DSPI2/DSPI4

Unit

Min

Typ

Max

Min

Typ

Max

SPC560B64L5 Datasheet(PDF) 112 Page - STMicroelectronics

SPC560B64L5 Datasheet(HTML) 112 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL