ST10F280_12 datasheet(207/239 Pages) STMICROELECTRONICS

207 / 239 page

ST10F280

Electrical characteristics

Doc ID 8673 Rev. 3

207/239

Figure 74.

Supply / idle current as a function of operating frequency

ST10F280 pins are equipped with low-noise output drivers which significantly improve the device’s EMI performance.

These low-noise drivers deliver their maximum current only until the respective target output level is reached. After this, the

output current is reduced. This results in increased impedance of the driver, which attenuates electrical noise from the

connected PCB tracks. The current specified in column “Test Conditions” is delivered in any cases.

This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float

and the voltage results from the external circuitry.

Overload conditions occur if the standard operating conditions are exceeded, i.e. the voltage on any pin exceeds the

specified range (i.e. VOV > VDD+0.5V or VOV <0.5V). The absolute sum of input overload currents on all port pins may not

exceed 50mA. The supply voltage must remain within the specified limits.

This specification is only valid during Reset, or during Hold-mode or Adapt-mode. Port 6 pins are only affected if they are

used for CS output and if their open drain function is not enabled.

The maximum current may be drawn while the respective signal line remains inactive

The minimum current must be drawn in order to drive the respective signal line active.

The power supply current is a function of the operating frequency. This dependency is illustrated in the Figure 70. These

parameters are tested at VDDmax and 40MHz CPU clock with all outputs disconnected and all inputs at VIL or VIH. The

chip is configured with a demultiplexed 16-bit bus, direct clock drive, 5 chip select lines and 2 segment address lines, EA

pin is low during reset. After reset, PORT 0 is driven with the value ‘00CCh’ that produces infinite execution of NOP

instruction with 15 wait-state, R/W delay, memory tristate wait state, normal ALE. Peripherals are not activated

Idle mode supply current is a function of the operating frequency. This dependency is illustrated in the Figure 70. These

parameters are tested at VDDmax and 40MHz CPU clock with all outputs disconnected and all inputs at VIL or VIH.

10. This parameter value includes leakage currents. With all inputs (including pins configured as inputs) at 0 V to 0.1V or at

VDD – 0.1V to VDD, VREF = 0V, all outputs (including pins configured as outputs) disconnected.

ST10F280 Datasheet(PDF) 207 Page - STMicroelectronics