Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

ACT5260 Datasheet(PDF) 7 Page - Aeroflex Circuit Technology

Part # ACT5260
Description  ACT5260PC-P10-POD FR4 Adapter
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AEROFLEX [Aeroflex Circuit Technology]
Direct Link  http://www.aeroflex.com
Logo AEROFLEX - Aeroflex Circuit Technology

ACT5260 Datasheet(HTML) 7 Page - Aeroflex Circuit Technology

Back Button ACT5260 Datasheet HTML 2Page - Aeroflex Circuit Technology ACT5260 Datasheet HTML 3Page - Aeroflex Circuit Technology ACT5260 Datasheet HTML 4Page - Aeroflex Circuit Technology ACT5260 Datasheet HTML 5Page - Aeroflex Circuit Technology ACT5260 Datasheet HTML 6Page - Aeroflex Circuit Technology ACT5260 Datasheet HTML 7Page - Aeroflex Circuit Technology ACT5260 Datasheet HTML 8Page - Aeroflex Circuit Technology ACT5260 Datasheet HTML 9Page - Aeroflex Circuit Technology ACT5260 Datasheet HTML 10Page - Aeroflex Circuit Technology  
Zoom Inzoom in Zoom Outzoom out
 7 / 10 page
background image
Aeroflex Circuit Technology
SCD5260PC REV A 9/15/97 Plainview NY (516) 694-6700
7
AC Characteristics
(VCC = 3.3V ±5%; TCASE = 0°C to +85°C)
Power Consumption
Parameter
Symbol
Conditions
133MHz, 3.3V
150MHz, 3.3V
Units
Typ
5
Max
Typ
5
Max
Active Operating
Supply Current
ICC1
CL = 0pF, 150/75MHz, No SysAD
activity
TBD
TBD
TBD
TBD
mA
ICC2
CL = 50pF, 150/75MHz, R4000 write
protocol without FPU operation
1000
1750
1150
1950
mA
ICC3
CL = 50pF, 150/75MHz, write
re-issue or pipelined writes
1100
2000
1250
2250
mA
Standby Current
ISB1
CL = 0pF, 150/75MHz
TBD
TBD
mA
ISB1
CL = 50pF, 150/75MHz
TBD
TBD
mA
Notes:
5. Typical integer instruction mix and cache miss rates.
Capacitive Load Deration
Symbol
Parameter
133 / 150MHz
Units
Minimum
Maximum
CLD
Load Derate
2
ns/25pF
Clock Parameters
Parameter
Symbol
Test Conditions
133/150MHz
Units
Min
Max
SysClock High
tSCHigh
Transition < 5ns
4
ns
SysClock Low
tSCLow
Transition < 5ns
4
ns
SysClock Frequency6
33
75
MHz
SysClock Period
tSCP
30
ns
Clock Jitter for SysClock
tJitterIn
±250
ps
SysClock Rise Time
tSCRise
5
ns
SysClock Fall Time
tSCFall
5
ns
ModeClock Period
tModeCKP
256*tSCP
ns
JTA Clock Period
tJTAGCKP
4*tSCP
ns
Notes:
6. Operation of the ACT5260 is only guaranteed with the Phase Loop enabled.



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com