M68ICS08GR datasheet(336/408 Pages) FREESCALE

336 / 408 page

Timer Interface Module (TIM)

Technical Data

MC68HC908GR8 — Rev 4.0

336

Timer Interface Module (TIM)

MOTOROLA

22.3 Features

Features of the TIM include:

•

Three input capture/output compare channels:

–

Rising-edge, falling-edge, or any-edge input capture trigger

–

Set, clear, or toggle output compare action

•

Buffered and unbuffered pulse-width-modulation (PWM) signal

generation

•

Programmable TIM clock input with 7-frequency internal bus clock

prescaler selection

•

Free-running or modulo up-count operation

•

Toggle any channel pin on overflow

•

TIM counter stop and reset bits

•

I/O port bit(s) software configurable with pullup device(s) if

configured as input port bit(s)

22.4 Pin Name Conventions

The text that follows describes both timers, TIM1 and TIM2. The TIM

input/output (I/O) pin names are T[1,2]CH0 (timer 1 channel 0, timer 2

channel 0) and T[1]CH1 (timer channel 1), where “1” is used to indicate

TIM1 and “2” is used to indicate TIM2. The two TIMs share three I/O pins

with three port D I/O port pins. The full names of the TIM I/O pins are

listed in Table 22-1. The generic pin names appear in the text that

follows.

Table 22-1. Pin Name Conventions

TIM Generic Pin Names:

T[1,2]CH0

T[1,2]CH1

Full TIM

Pin Names:

TIM1

PTD4/ATD12/TBLCK

PTD5/T1CH1

TIM2

PTD6/ATD14/TACLK

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

M68ICS08GR Datasheet(PDF) 336 Page - Freescale Semiconductor, Inc

M68ICS08GR Datasheet(HTML) 336 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL