PIC16F1459-ESSQTP datasheet(284/418 Pages) MICROCHIP

284 / 418 page

PIC16(L)F1454/5/9

DS41639A-page 284

Preliminary

 2012 Microchip Technology Inc.

23.5.2.3

EUSART Synchronous Slave

Reception

The operation of the Synchronous Master and Slave

modes is identical (Section 23.5.1.5 “Synchronous

Master Reception”

), with the following exceptions:

• Sleep

• CREN bit is always set, therefore the receiver is

never idle

• SREN bit, which is a “don’t care” in Slave mode

A character may be received while in Sleep mode by

setting the CREN bit prior to entering Sleep. Once the

word is received, the RSR register will transfer the data

to the RCREG register. If the RCIE enable bit is set, the

interrupt generated will wake the device from Sleep

and execute the next instruction. If the GIE bit is also

set, the program will branch to the interrupt vector.

23.5.2.4

Synchronous Slave Reception

Set-up:

Set the SYNC and SPEN bits and clear the

CSRC bit.

Clear the ANSEL bit for both the CK and DT pins

(if applicable).

If interrupts are desired, set the RCIE bit of the

PIE1 register, and the GIE and PEIE bits of the

INTCON register.

If 9-bit reception is desired, set the RX9 bit.

Set the CREN bit to enable reception.

The RCIF bit will be set when reception is

complete. An interrupt will be generated if the

RCIE bit was set.

If 9-bit mode is enabled, retrieve the Most

Significant bit from the RX9D bit of the RCSTA

Retrieve the 8 Least Significant bits from the

receive FIFO by reading the RCREG register.

If an overrun error occurs, clear the error by

either clearing the CREN bit of the RCSTA

the EUSART.

TABLE 23-10: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE

RECEPTION

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

on Page

BAUDCON

ABDOVF

RCIDL

—SCKP

BRG16

—

WUE

ABDEN

269

INTCON

GIE

PEIE

TMR0IE

INTE

IOCIE

TMR0IF

INTF

IOCIF

PIE1

TMR1GIE

ADIE(2)

RCIE

TXIE

SSP1IE

—

TMR2IE

TMR1IE

PIR1

TMR1GIF

ADIF(2)

RCIF

TXIF

SSP1IF

—

TMR2IF

TMR1IF

RCREG

EUSART Receive Data Register

262*

RCSTA

SPEN

RX9

SREN

CREN

ADDEN

FERR

OERR

RX9D

268

TRISC

TRISC7(1) TRISC6(1) TRISC5

TRISC4

TRISC3

TRISC2

TRISC1

TRISC0

140

TXSTA

CSRC

TX9

TXEN

SYNC

SENDB

BRGH

TRMT

TX9D

267

Legend:

— = unimplemented location, read as ‘0’. Shaded cells are not used for synchronous slave reception.

* Page provides register information.

Note 1:

PIC16(L)F1459 only.

PIC16(L)F1455/9 only.

PIC16F1459-ESSQTP Datasheet(PDF) 284 Page - Microchip Technology

PIC16F1459-ESSQTP Datasheet(HTML) 284 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL