CD00237391 datasheet(173/177 Pages) STMICROELECTRONICS

173 / 177 page

STM32F20xxx

Revision history

Doc ID 15818 Rev 9

173/177

20-Dec-2011

(continued)

Added maximum power consumption at TA=25 °C in Table 21: Typical

and maximum current consumptions in Stop mode.

Updated md minimum value in Table 34: SSCG parameters constraint.

Added examples in Section 5.3.11: PLL spread spectrum clock

generation (SSCG) characteristics.

Updated Table 52: SPI characteristics and Table 53: I2S

characteristics.

Updated Figure 45: ULPI timing diagram and Table 59: ULPI timing.

Updated Table 61: Dynamics characteristics: Ethernet MAC signals for

SMI, Table 62: Dynamics characteristics: Ethernet MAC signals for

RMII, and Table 63: Dynamics characteristics: Ethernet MAC signals

for MII.

Section 5.3.25: FSMC characteristics: updated Table 70 toTable 81,

changed CL value to 30 pF, and modified FSMC configuration for

asynchronous timings and waveforms. Updated Figure 59:

Synchronous multiplexed PSRAM write timings.

UpdatedTable 82: DCMI characteristics.

Updated Table 90: UFBGA176+25 - ultra thin fine pitch ball grid array

10 × 10 × 0.6 mm mechanical data.

Updated Table 92: Ordering information scheme.

Appendix A.3: USB OTG full speed (FS) interface solutions: updated

Figure 87: USB OTG FS (full speed) host-only connection and added

Note 2 , updated Figure 88: OTG FS (full speed) connection dual-role

with internal PHY and added Note 3 and Note 4, modified Figure 89:

OTG HS (high speed) device connection, host and dual-role in high-

speed mode with external PHY and added Note 2.

Appendix A.4: USB OTG high speed (HS) interface solutions:

removed figures USB OTG HS device-only connection in FS mode and

USB OTG HS host-only connection in FS mode,updated Figure 89:

OTG HS (high speed) device connection, host and dual-role in high-

speed mode with external PHY.

Added Appendix A.6: Ethernet interface solutions.

Updated disclaimer on last page.

24-Apr-2012

Updated VDD minimum value in Section 2: Description.

Updated number of USB OTG HS and FS, modified packages for

STM32F207Ix part numbers, added Note 1 related to FSMC and

Note 2 related to SPI/I2S, and updated Note 3 in Table 2:

STM32F205xx features and peripheral counts and Table 3:

STM32F207xx features and peripheral counts.

Added Note 2 and update TIM5 in Figure 4: STM32F20x block

diagram.

Updated maximum number of maskable interrupts in Section 2.2.10:

Nested vectored interrupt controller (NVIC).

Updated VDD minimum value in Section 2.2.14: Power supply

schemes.

Updated Note a in Section : Regulator ON.

Removed STM32F205xx in Section 2.2.28: Universal serial bus on-

the-go full-speed (OTG_FS).

Table 94.

Document revision history (continued)

Date

Revision

Changes

CD00237391 Datasheet(PDF) 173 Page - STMicroelectronics

CD00237391 Datasheet(HTML) 173 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL