PSD833F2 datasheet(44/128 Pages) STMICROELECTRONICS

44 / 128 page

Sector Select and SRAM Select

PSD8XXFX

44/128

Doc ID 7833 Rev 7

PSDsoft Express Configuration to configure it for Boot-up and having the MCU change it

when desired. Table 14 describes the VM register.

Figure 8.

Priority level of memory and I/O components

12.3

Configuration modes for MCUs with separate program and

data spaces

12.3.1

Separate Space modes

Program space is separated from data space. For example, Program Select Enable (PSEN,

CNTL2) is used to access the program code from the primary Flash memory, while Read

Strobe (RD, CNTL1) is used to access data from the secondary Flash memory, SRAM and

I/O port blocks. This configuration requires the VM register to be set to 0Ch (see Figure 9).

12.3.2

Combined Space modes

The program and data spaces are combined into one memory space that allows the primary

Flash memory, secondary Flash memory, and SRAM to be accessed by either Program

Select Enable (PSEN, CNTL2) or Read Strobe (RD, CNTL1). For example, to configure the

primary Flash memory in Combined space, Bits b2 and b4 of the VM register are set to '1'

(see Figure 10).

Figure 9.

8031 memory modules – separate space

Level 1

SRAM, I /O, or

Peripheral I /O

Level 2

Secondary

Non-Volatile Memory

Highest Priority

Lowest Priority

Level 3

Primary Flash Memory

AI02867D

Primary

Flash

Memory

DPLD

Secondary

Flash

Memory

SRAM

RS0

CSBOOT0-3

FS0-FS7

PSEN

AI02869C

Obsolete

Product(s)

- Obsolete

Product(s)

PSD833F2 Datasheet(PDF) 44 Page - STMicroelectronics

PSD833F2 Datasheet(HTML) 44 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL