A43L0616AV datasheet(36/45 Pages) AMICC

36 / 45 page

A43L0616A

(May, 2001, Version 1.0)

AMIC Technology, Inc.

High

CLOCK

CKE

RAS

CAS

ADDR

Row Active

(A-Bank)

: Don't care

A10/AP

QAb1

QAb0

DBc0

DQM

QAb1

QAb0

DBc0

QAd0

(CL=2)

QAd0

(CL=3)

Write with

Auto Precharge

(B-Bank)

Write

(A-Bank)

Row Active

(A-Bank)

DAa0

QAd1

DAa0

QAd1

* Note 2

Row Active

(B-Bank)

Read with

Auto Precharge

(A-Bank)

Read

(A-Bank)

Precharge

(A-Bank)

RAa

CAa

RAc

RBb

CAb

CBc

CAd

RAa

RAc

RBb

Burst Read Single Bit Write Cycle @Burst Length=2, BRSW

* Note : 1. BRSW mode is enabled by setting A9 “High” at MRS (Mode Register Set).

At the BRSW Mode, the burst length at write is fixed to “1” regardless of programed burst length.

2. When BRSW write command with auto precharge is executed, keep it in mind that tRAS should not be violated.

Auto precharge is executed at the burst-end cycle, so in the case of BRSW write command,

The next cycle starts the precharge.

A43L0616AV Datasheet(PDF) 36 Page - AMIC Technology

A43L0616AV Datasheet(HTML) 36 Page - AMIC Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

Datasheet Download

Link URL