Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PIC18F4550ESOSQTP Datasheet(PDF) 293 Page - Microchip Technology

Part # PIC18F4550ESOSQTP
Description  28/40/44-Pin, High-Performance, Enhanced Flash, USB Microcontrollers with nanoWatt Technology
PDF  430 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F4550ESOSQTP Datasheet(HTML) 293 Page - Microchip Technology

Back Button PIC18F4550ESOSQTP Datasheet HTML 289Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 290Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 291Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 292Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 293Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 294Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 295Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 296Page - Microchip Technology PIC18F4550ESOSQTP Datasheet HTML 297Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 293 / 430 page
background image
© 2007 Microchip Technology Inc.
Preliminary
DS39632D-page 291
PIC18F2455/2550/4455/4550
REGISTER 25-5:
CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)
R/P-1
U-0
U-0
U-0
U-0
R/P-0
R/P-1
R/P-1
MCLRE
—
—
—
—
LPT1OSC
PBADEN
CCP2MX
bit 7
bit 0
Legend:
R = Readable bit
P = Programmable bit
U = Unimplemented bit, read as ‘0’
-n = Value when device is unprogrammed
u = Unchanged from programmed state
bit 7
MCLRE: MCLR Pin Enable bit
1
=MCLR pin enabled, RE3 input pin disabled
0
= RE3 input pin enabled, MCLR pin disabled
bit 6-3
Unimplemented: Read as ‘0’
bit 2
LPT1OSC: Low-Power Timer1 Oscillator Enable bit
1
= Timer1 configured for low-power operation
0
= Timer1 configured for higher power operation
bit 1
PBADEN: PORTB A/D Enable bit
(Affects ADCON1 Reset state. ADCON1 controls PORTB<4:0> pin configuration.)
1
= PORTB<4:0> pins are configured as analog input channels on Reset
0
= PORTB<4:0> pins are configured as digital I/O on Reset
bit 0
CCP2MX: CCP2 MUX bit
1
= CCP2 input/output is multiplexed with RC1
0
= CCP2 input/output is multiplexed with RB3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com