| Electronic Components Datasheet Search |
|
8X930AX Datasheet(PDF) 21 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
8X930AX Datasheet(HTML) 21 Page - Intel Corporation |
|
21 / 38 page ![]() ADVANCE INFORMATION 17 8x930Ax UNIVERSAL SERIAL BUS (USB) MICROCONTROLLER T AVDV 2 Address (P2) Valid to Valid Data/Instruction In 118.66 (2+M+N)T CLK – 48 ns (3, 6) T AVDV 3 Address (P2) Valid to Valid Instruction In 23.33 (1+N)T CLK – 60 ns (6) T AVRL (5) Address Valid to RD# or PSEN# Low 40.33 (1+M)T CLK – 46 ns (3) T AVWL 1 Address (P0) Valid to WR# Low 40.33 (1+M)T CLK – 46 ns (3) T AVWL 2 Address (P2) Valid to WR# Low 66.33 (1+M)T CLK – 17 ns (3) T WHQX Data Hold after WR# High 28.66 0.5 T CLK – 13 ns T QVWH Data Valid to WR# High 68.33 (1+N)T CLK –15 ns (6) T WHAX WR# High to Address Hold 70.33 T CLK – 13 ns Table 11. AC Characteristics at Operating Conditions (Continued) Symbol Parameter CPU Frequency @ 12 MHz (M, N = 0) CPU Frequency (F CLK) Variable Units Min Max NOTES: 1. Refer to Table 8 on page 12 for CPU frequencies vs. XTAL1 frequencies. 2. XTAL1 frequency is ± 0.25% for full speed and ± 1.5% for low speed. 3. M= 0,1 is the extended ALE state. 4. At 50° C, T LLAX = 8 ns 5. Specifications for PSEN# are identical to those for RD#. 6. N= 0,1,2,3 is the RD#/PSEN#/WR# wait state. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |