Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AN1076 Datasheet(PDF) 2 Page - STMicroelectronics

Part # AN1076
Description  ST9 EXTERNAL MEMORY INTERFACE CONFIGURATION
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN1076 Datasheet(HTML) 2 Page - STMicroelectronics

  AN1076 Datasheet HTML 1Page - STMicroelectronics AN1076 Datasheet HTML 2Page - STMicroelectronics AN1076 Datasheet HTML 3Page - STMicroelectronics AN1076 Datasheet HTML 4Page - STMicroelectronics AN1076 Datasheet HTML 5Page - STMicroelectronics AN1076 Datasheet HTML 6Page - STMicroelectronics AN1076 Datasheet HTML 7Page - STMicroelectronics AN1076 Datasheet HTML 8Page - STMicroelectronics AN1076 Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 15 page
background image
2/15
ST9 EXTERNAL MEMORY INTERFACE CONFIGURATION
1 SIGNAL DESCRIPTION
The External Memory Interface for the ST9 microcontroller exists in two models:
a) small model that allows you to address a maximum of 64 Kbytes of external memory and
b) large model which can address the full ST9 memory space (4 Mbytes).
1.1 SMALL MEMORY MODEL
This model is supported by x158, xF120 devices.
In this model, the ST9 is limited to a maximum of 64 Kbytes of directly addressable external
memory. It is due to the fact that you can only output 16-bit addresses, which corresponds to
a 64 Kbyte external memory space.The signals used in the small memory model interface are
the following:
– I/O Port 0 (8 pins): outputs the LSB of the address (A[0..7]) multiplexed with the 8 bits of data
(D[0..7]).
– I/O Port 1 (8 pins): outputs the MSB of the address (A[8..15]).
– Address Strobe ASn: is active during clock phase T1. An ASn rising edge indicates that the
memory address and control signals are valid.
– Data Strobe DSn: is active during clock phase T2. During an external memory read cycle,
the data on Port 0 must be valid before the rising edge of DSn. During an external memory
write cycle, the data on Port 0 are output on the falling edge of DSn and they are valid on the
rising edge of DSn.
– Read/Write RWn: identifies the type of memory cycle. RWn=1 identifies a Read cycle and
RWn=0 identifies a Write cycle.
If you want to access more than 64 Kbytes of memory with this interface, you will have to use
some I/O pins as chip select signals for your external memories and handle the management
of these pins by software.
2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com