| Electronic Components Datasheet Search |
|
AN2647 Datasheet(PDF) 25 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN2647 Datasheet(HTML) 25 Page - STMicroelectronics |
|
25 / 34 page ![]() AN2647 Interfacing with synchronous memory 25/34 EMI bus configuration for asynchronous mode Table 8 shows the EMI bus registers and control bits that are required for the STR91xFA to access the PSRAM in asynchronous mode. The burst mode parameters are included in the table but are not don't cares in asynchronous mode The key parameters that you have to configure are: 1. BCLK clock frequency, which is set to 80 MHz to match the MT45W4M's maximum clock rate. Note the BCLK pin is disabled in asynchronous mode. 2. Select the EMI_WEn, EMI_UBn, EMI_LBn signals for 16-bit write 3. Set EMI_RDn timing (WSTRD=5, WSTOEn=4), EMI_WEn timing (WSTWR=5, WSTWEn=0). The read and write timings should meet the MT45W4M's 70 ns access time. 4. Set EMI_ALE to 2 tBCLK wide and active low. 5. Configure Port5,6, 7, 8 and 9 as EMI bus port. Set Port 6 pin P6.0 as CRE output and Port 5 pin P5.1 as CS1 chip select. Table 8. EMI and port register configuration for PSRAM async mode (80 MHZ BCLK) EMI configuration register Register bit Multiplexed 16-bits asynchronous mode Bit Name Bit value Function EMI_BCRx (maintain reserved bits' default value) 19:18 BWLEN 00 Burst write transfer length 17 SYNCWRITEDEV 0 Asynchronous write device 16 BMWrite 0 Burst mode write disabled 11:10 BRLEN 00 Burst read transfer length 9 SYNCREADDEV 0 asynchronous read device 8 BPM 0 Normal mode (non burst or page mode) 5:4 MW 01 16-bit data bus width 3 WP 0 Bank not write protected 0 BLE 1 Byte Lane Enable EMI_RCR 4:0 WSTRD 101 Read Wait State = 5 70 ns PSRAM access time EMI_OECR 3:0 WSTOEN 100 EMI_RDn assertion delay = 4 EMI_WCR 4:0 WSTWR 101 Write Wait State = 5 EMI_WECR 3:0 WSTWEN 000 EMI_WRn assertion delay = 0 EMI_ICR 3:0 IDCY 011 Idle Cycle = 3 BCLK EMI_BRDCR 4:0 WSTBRD 000 Burst read wait state= 0 SCU_EMI 2 BYTE_EN 1 Enable EMI_UBn and LBn signals 1 BCLK_EN 1 Disable BCLK output 0 GPIOEMI 1 Set Port 8/9 as EMI bus SCU_CLKCNTR 18:17 EMIRatio 00 BCLK=HCLK (80 MHz) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |