PM0215 datasheet(26/91 Pages) STMICROELECTRONICS

26 / 91 page

The STM32 Cortex-M0 processor

PM0215

26/91

Doc ID 022979 Rev 1

Exception entry

Exception entry occurs when there is a pending exception with sufficient priority and either:

●

The processor is in Thread mode

●

The new exception is of higher priority than the exception being handled, in which case

the new exception preempts the original exception.

When one exception preempts another, the exceptions are nested.

Sufficient priority means the exception has more priority than any limits set by the mask

registers, see Exception mask registers on page 15. An exception with less priority than this

is pending but is not handled by the processor.

When the processor takes an exception, unless the exception is a tail-chained or a late-

arriving exception, the processor pushes information onto the current stack. This operation

is referred as stacking and the structure of eight data words is referred as stack frame. The

stack frame contains the following information:

Figure 9.

Cortex-M0 stack frame layout

Immediately after stacking, the stack pointer indicates the lowest address in the stack frame.

The stack frame is aligned to a double-word address.

The stack frame includes the return address. This is the address of the next instruction in

the interrupted program. This value is restored to the PC at exception return so that the

interrupted program resumes.

The processor performs a vector fetch that reads the exception handler start address from

the vector table. When stacking is complete, the processor starts executing the exception

handler. At the same time, the processor writes an EXC_RETURN value to the LR. This

indicates which stack pointer corresponds to the stack frame and what operation mode the

was processor was in before the entry occurred.

If no higher priority exception occurs during exception entry, the processor starts executing

the exception handler and automatically changes the status of the corresponding pending

interrupt to active.

Late-arriving This mechanism speeds up preemption. If a higher priority exception occurs

during state saving for a previous exception, the processor switches to

handle the higher priority exception and initiates the vector fetch for that

exception. State saving is not affected by late arrival because the state saved

is the same for both exceptions. Therefore the state saving continues

uninterrupted. On return from the exception handler of the late-arriving

exception, the normal tail-chaining rules apply.

63 SRLQWVKHUHEHIRUHLQWHUUXSW

[365

SUHYLRXV!

63 SRLQWVKHUHDIWHULQWHUUXSW

63[&

63[

63[&

63[

'HFUHDVLQJ

PHPRU\

DGGUHVV

PM0215 Datasheet(PDF) 26 Page - STMicroelectronics

PM0215 Datasheet(HTML) 26 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Download

Link URL