Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

UM0851 Datasheet(PDF) 33 Page - STMicroelectronics

Part # UM0851
Description  SPEAr is a family of highly customizable ARM-based embedded
PDF  245 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM0851 Datasheet(HTML) 33 Page - STMicroelectronics

Back Button UM0851 Datasheet HTML 29Page - STMicroelectronics UM0851 Datasheet HTML 30Page - STMicroelectronics UM0851 Datasheet HTML 31Page - STMicroelectronics UM0851 Datasheet HTML 32Page - STMicroelectronics UM0851 Datasheet HTML 33Page - STMicroelectronics UM0851 Datasheet HTML 34Page - STMicroelectronics UM0851 Datasheet HTML 35Page - STMicroelectronics UM0851 Datasheet HTML 36Page - STMicroelectronics UM0851 Datasheet HTML 37Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 245 page
background image
UM0851
Platform section
Doc ID 16604 Rev 2
33/245
Figure 4.
VIC block diagram
3.2.2
Software overview
Linux provides the generic interrupt handling layer which contributes to the complete
abstraction of interrupt handling for device drivers. It is able to handle all the different types
of interrupt controller hardware. Device drivers use generic API functions to request, enable,
disable and free interrupts. The drivers do not have to know anything about interrupt
hardware details, so they can be used on different platforms without code changes.
At Linux level there are three main levels of abstraction in the interrupt code:
●
High level driver API
●
High level IRQ flow handlers
●
Chip level hardware encapsulation
Interrupt control flow
Each interrupt is described by an interrupt descriptor struct irq_desc. The interrupt is
referenced by an 'unsigned int' numeric value which selects the corresponding interrupt
nVICIRQ
nVICFIQ
FIQSTATUS[31:0]
IRQSTATUS[31:0]
VICINTSOURCE[31:0]
VICVECTADDRIN
VICVECTADDROUT
nVICIRQIN
nVICFIQIN
HCLK
HSELVIC
HRESETn
HWRITE
HREADYIN
HREADYOUT
HRESP[1:0}
Control logic
AHB slave interface
Vectored interrupt 0
Vectored interrupt 1
Vectored interrupt 15
Interrupt
request
logic
Non-vectored FIQ
interrupt logic
Non-vectored IRQ
interrupt logic
IRQ vector
address and
priority logic
HTRANS
HWDATA[31:0]
HADDR[11:2]
HRDATA[31:0]
HSIZE[2:0]
HPROT
IRQ
VectAddrin
VectAddrOut
VectAddr15
VectAddrn
VectAddr1
VectAddr0
IRQ0
IRQ1
IRQn
IRQ15



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com