PIC17C752-08SLASHP datasheet(157/320 Pages) MICROCHIP

157 / 320 page

Preliminary

DS30264A-page 157

PIC17C75X

15.2.12 STOP CONDITION TIMING

A stop bit is asserted on the SDA pin at the end of a

receive/transmit by setting the Stop Sequence Enable

bit PEN (SSPCON2<2>). At the end of a receive/trans-

mit the SCL line is held low after the falling edge of the

ninth clock. When the PEN bit is set, the master will

assert the SDA line low . When the SDA line is sam-

pled low, the baud rate generator is reloaded and

counts down to 0.

When the baud rate generator

times out, the SCL pin will be brought high, and one

TBRG (baud rate generator rollover count) later, the

SDA pin will be de-asserted. When the SDA pin is

sampled high while SCL is high, the PEN bit will be

automatically cleared, and the P bit (SSPSTAT<4>) is

set which in turn will set the SSPIF ﬂag. (Figure 15-34)

Whenever the CPU decides to take control of the bus,

it will ﬁrst determine if the bus is busy by checking the

S and P bits in the SSPSTAT register. If the bus is

busy, then the CPU can be interrupted (notiﬁed) when

a Stop bit is detected (i.e. bus is free).

15.2.12.1 WCOL STATUS FLAG

If the user writes the SSPBUF when a STOP

sequence is in progress, then WCOL is set and the

contents of the buffer are unchanged (the write doesn’t

occur).

FIGURE 15-34: STOP CONDITION RECEIVE OR TRANSMIT MODE

SCL

SDA

SDA asserted low before rising edge of clock

Write to SSPCON2

Set PEN

Falling edge of

SCL = 1 for T

BRG, followed by SDA = 1 for TBRG

9th clock

SCL brought high after T

BRG

Note: T

BRG = one baud rate generator period.

BRG

after SDA sampled high, PEN bit (SSPCON2<2>) is

BRG

to setup stop condition.

automatically cleared. P bit (SSPSTAT<4>) is set

ACK

BRG

PIC17C752-08/P Datasheet(PDF) 157 Page - Microchip Technology

PIC17C752-08/P Datasheet(HTML) 157 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL