Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PIC18F020-I/P Datasheet(PDF) 14 Page - Microchip Technology

Part # PIC18F020-I/P
Description  High Performance Microcontrollers
PDF  176 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F020-I/P Datasheet(HTML) 14 Page - Microchip Technology

Back Button PIC18F020-I/P Datasheet HTML 10Page - Microchip Technology PIC18F020-I/P Datasheet HTML 11Page - Microchip Technology PIC18F020-I/P Datasheet HTML 12Page - Microchip Technology PIC18F020-I/P Datasheet HTML 13Page - Microchip Technology PIC18F020-I/P Datasheet HTML 14Page - Microchip Technology PIC18F020-I/P Datasheet HTML 15Page - Microchip Technology PIC18F020-I/P Datasheet HTML 16Page - Microchip Technology PIC18F020-I/P Datasheet HTML 17Page - Microchip Technology PIC18F020-I/P Datasheet HTML 18Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 176 page
background image
PIC18F010/020
DS41142A-page 12
Preliminary
 2001 Microchip Technology Inc.
2.7
Effects of SLEEP Mode on the
On-chip Oscillator
When the device executes a SLEEP instruction, the on-
chip clocks and oscillator are turned off and the device
is held at the beginning of an instruction cycle (Q1
state). With the oscillator off, the OSC1 and OSC2 sig-
nals will stop oscillating. Since all the transistor switch-
ing currents have been removed, SLEEP mode
achieves the lowest current consumption of the device
(only leakage currents). Enabling any on-chip feature
that will operate during SLEEP will increase the current
consumed during SLEEP. The user can wake from
SLEEP through external RESET, Watchdog Timer
Reset or through an interrupt.
TABLE 2-3:
OSC1 AND OSC2 PIN STATES IN SLEEP MODE
OSC Mode
OSC1 Pin
OSC2 Pin
Internal Oscillator
Floating, external resistor should pull
high
At logic low
RCIO
Floating, external resistor should pull
high
Configured as PORTB, RB4
EC
Floating
At logic low
LP, XT, and HS
Feedback inverter disabled, at quiescent
voltage level
Feedback inverter disabled, at quiescent
voltage level
Note:
See Table 3-1 in the RESET Section, for time-outs due to SLEEP and MCLR Reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com