AR0230CSSC00SUEA0-DRBR datasheet(33/36 Pages) ONSEMI

33 / 36 page

AR0230CS/D Rev. 8, Pub. 11/15 EN

©Semiconductor Components Industries, LLC, 2015.

AR0230CS: 1/2.7-Inch 2.1 Mp/Full HD Digital Image Sensor

Power-On Reset and Standby Timing

Power-Down Sequence

The recommended power-down sequence for the AR0230CS is shown in Figure 12. The

available power supplies (VDD_IO, VDD, VDD_SLVS, VDD_PLL, VAA, VAA_PIX) must have

the separation specified below.

1. Disable streaming if output is active by setting standby R0x301a[2] = 0

2. The soft standby state is reached after the current row or frame, depending on config-

uration, has ended.

3. Turn off VDD_SLVS.

4. Turn off VDD.

5. Turn off VDD_IO.

6. Turn off VAA/VAA_PIX.

7. Turn off VDD_PLL.

Figure 12:

Power Down

t4 is required between power down and next power up time; all decoupling caps from

regulators must be completely discharged.

Table 21:

Power-Down Sequence

Definition

Symbol

Minimum

Typical

Maximum

Unit

VDD_SLVS to VDD

–

s

VDD to VDD_IO

–

s

VDD_IO to VAA/VAA_PIX

–

s

VAA/VAA_PIX to VDD_PLL

–

s

Power Down until Next Power Up Time

100

–

V DD_IO (1.8/2.8)

t 0

EXTCLK

VDD_SLVS (0.4)

VDD (1.8)

VAA_PIX

VAA (2.8)

VDD_PLL (2.8)

Power Down until next Power up cycle

AR0230CSSC00SUEA0-DRBR Datasheet(PDF) 33 Page - ON Semiconductor

AR0230CSSC00SUEA0-DRBR Datasheet(HTML) 33 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Datasheet Download

Link URL