M24C16-DFCU6TP datasheet(13/35 Pages) STMICROELECTRONICS

13 / 35 page

DocID026468 Rev 2

13/35

M24C16-DFCU

Device operation

4.5

Device addressing

To start communication between the bus master and the slave device, the bus master must

initiate a Start condition. Following this, the bus master sends the device select code, shown

in Table 3 (on Serial Data (SDA), most significant bit first).

The 8th bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.

If a match occurs on the device select code, the corresponding device gives an

acknowledgment on Serial Data (SDA) during the 9th bit time.

If the device does not match the device select code, the device deselects itself from the bus,

and goes into Standby mode (therefore will not acknowledge the device select code).

Table 2. Device select code

Device type identifier(1)

Chip Enable address

When accessing the memory

A10

When accessing the identification page

1. The most significant bit, b7, is sent first.

Table 3. Significant address bits

Memory

(Device type identifier = 1010b)

Identification page

(Device type identifier = 1011b)

Random

Address Read

Write

Read

Identification

page

Write

Identification

page

Lock

Identification

page

Read lock status

b3 (1)

A10

XXX

see Chapter 5.2.4

b2 (1)

b1 (1)

1. Address bits defined inside the DeviceSelect code (see Table 2).

M24C16-DFCU6TP Datasheet(PDF) 13 Page - STMicroelectronics

M24C16-DFCU6TP Datasheet(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

Datasheet Download

Link URL