M24C16-DFCU6TP datasheet(15/35 Pages) STMICROELECTRONICS

15 / 35 page

DocID026468 Rev 2

15/35

M24C16-DFCU

Instructions

5.1

Write operations

For a Write operation, the bus master sends a Start condition followed by a device select

code with the R/W bit reset to 0. The device acknowledges this, as shown in Figure 5, and

waits for the master to send the address byte with an acknowledge bit, and then waits for

the data byte.

When the bus master generates a Stop condition immediately after a data byte Ack bit (in

the “10th bit” time slot), either at the end of a Byte Write or a Page Write, the internal Write

cycle tW is then triggered. A Stop condition at any other time slot does not trigger the internal

Write cycle.

During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does

not respond to any requests.

After the successful completion of an internal Write cycle (tW), the device internal address

counter is automatically incremented to point to the next byte after the last modified byte.

5.1.1

Byte Write

After the device select code and the address bytes, the bus master sends one data byte.

The device replies with Ack, as shown in . The bus master shall terminate the transfer by

generating a Stop condition.

Figure 5. Write mode sequence (data write enabled)

M24C16-DFCU6TP Datasheet(PDF) 15 Page - STMicroelectronics